logic-design-源码

[{"title":"（ 11 个子文件 16KB ） logic-design-源码","children":[{"title":"logic-design-main","children":[{"title":"work","children":[{"title":"_lib1_7.qpg <span style='color:#111;'> 8.00KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_lib1_7.qtl <span style='color:#111;'> 59.15KB </span>","children":null,"spread":false},{"title":"_lib1_7.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.43KB </span>","children":null,"spread":false}],"spread":true},{"title":"alu","children":[{"title":"alu.vhd <span style='color:#111;'> 1.55KB </span>","children":null,"spread":false},{"title":"alu.do <span style='color:#111;'> 724B </span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'> 36B </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false}],"spread":true},{"title":"README.md <span style='color:#111;'> 123B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]