Xilinx FPGA原理与实践—基于Vivado和Verilog HDL 课件

[{"title":"（ 20 个子文件 9.62MB ） Xilinx FPGA原理与实践—基于Vivado和Verilog HDL 课件","children":[{"title":"1","children":null,"spread":false},{"title":"59334《Xilinx FPGA原理与实践—基于Vivado和Verilog HDL》卢有亮（PDF电子课件，1-4章）","children":[{"title":"4.1.1时钟同步状态机及其设计流程.pdf <span style='color:#111;'> 201.77KB </span>","children":null,"spread":false},{"title":"3.3 调用IP核实现多数表决器.pdf <span style='color:#111;'> 591.45KB </span>","children":null,"spread":false},{"title":"4.1.2时钟同步状态机设计方法构建序列发生器.pdf <span style='color:#111;'> 178.27KB </span>","children":null,"spread":false},{"title":"2.5 VIVADO初步.pdf <span style='color:#111;'> 1.37MB </span>","children":null,"spread":false},{"title":"2.1 Verilog HDL基本结构.pdf <span style='color:#111;'> 123.78KB </span>","children":null,"spread":false},{"title":"1.2FPGA电路设计.pdf <span style='color:#111;'> 1006.97KB </span>","children":null,"spread":false},{"title":"2.2数据类型及变量、常量.pdf <span style='color:#111;'> 203.77KB </span>","children":null,"spread":false},{"title":"2.4.2条件语句.pdf <span style='color:#111;'> 114.14KB </span>","children":null,"spread":false},{"title":"2.3运算符.pdf <span style='color:#111;'> 240.11KB </span>","children":null,"spread":false},{"title":"3.1 第一个工程—多数表决器 .pdf <span style='color:#111;'> 4.29MB </span>","children":null,"spread":false},{"title":"2.4.1赋值语句、结构说明语句、阻塞与非阻塞.pdf <span style='color:#111;'> 119.07KB </span>","children":null,"spread":false},{"title":"1.1.3 7系列FPGA CLB.pdf <span style='color:#111;'> 66.77KB </span>","children":null,"spread":false},{"title":"1.1.4 7系列FPGA IOB.pdf <span style='color:#111;'> 217.82KB </span>","children":null,"spread":false},{"title":"1.1.5 7系列FPGA及7a35tftg256-1特性.pdf <span style='color:#111;'> 101.91KB </span>","children":null,"spread":false},{"title":"1.1.2FPGA基本逻辑结构.pdf <span style='color:#111;'> 645.29KB </span>","children":null,"spread":false},{"title":"2.4.pdf <span style='color:#111;'> 296.32KB </span>","children":null,"spread":false},{"title":"4.1.3状态图直接描述法构建序列发生器.pdf <span style='color:#111;'> 178.13KB </span>","children":null,"spread":false},{"title":"1.1.1第一章简介及FPGA概述.pdf <span style='color:#111;'> 787.50KB </span>","children":null,"spread":false},{"title":"2.4.3循环语句.pdf <span style='color:#111;'> 164.64KB </span>","children":null,"spread":false},{"title":"3.2 3-8译码器设计和IP核 .pdf <span style='color:#111;'> 613.25KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]