cpu.zip(5级流水线结构的CPU实现)

上传者: 41877670 | 上传时间: 2021-02-23 17:04:01 | 文件大小: 14.51MB | 文件类型: ZIP
一个 5 级流水线结构的简单 CPU的实现。TinyMIPS 的流水线共分为五级,对应五个功能模块,分别为 IF(取指令)、ID(译码)、 EX(执行)、MEM(访存)、WB(写回)。而这五个流水级分别对应 CPU 处理指令时的 五个步骤:IF 级负责从存储器(内存或缓存)中取出指令;ID 级负责将指令译码,并从寄 存器堆取出指令的操作数;EX 级负责根据译码结果执行对应的 ALU 操作;MEM 级负责处 理可能产生访存请求的指令,向存储器(内存或缓存)发送控制信号;WB 级负责将指令的 执行结果写回寄存器堆。

文件下载

资源详情

[{"title":"( 58 个子文件 14.51MB ) cpu.zip(5级流水线结构的CPU实现)","children":[{"title":"cpu","children":[{"title":"README.md <span style='color:#111;'> 1.34KB </span>","children":null,"spread":false},{"title":"mmu","children":[{"title":"StaticMMU.v <span style='color:#111;'> 1.43KB </span>","children":null,"spread":false}],"spread":true},{"title":"include","children":[{"title":"opcode.v <span style='color:#111;'> 970B </span>","children":null,"spread":false},{"title":"sim.v <span style='color:#111;'> 357B </span>","children":null,"spread":false},{"title":"bus.v <span style='color:#111;'> 865B </span>","children":null,"spread":false},{"title":"funct.v <span style='color:#111;'> 881B </span>","children":null,"spread":false},{"title":"debug.v <span style='color:#111;'> 188B </span>","children":null,"spread":false},{"title":"pcdef.v <span style='color:#111;'> 105B </span>","children":null,"spread":false},{"title":"iobuf.v <span style='color:#111;'> 1.40KB </span>","children":null,"spread":false},{"title":"segpos.v <span style='color:#111;'> 372B </span>","children":null,"spread":false}],"spread":true},{"title":"TinyMIPS.v <span style='color:#111;'> 8.71KB </span>","children":null,"spread":false},{"title":"ip","children":[{"title":"InternalCrossbar","children":[{"title":"InternalCrossbar.dcp <span style='color:#111;'> 220.23KB </span>","children":null,"spread":false},{"title":"simulation","children":[{"title":"fifo_generator_vlog_beh.v <span style='color:#111;'> 441.59KB </span>","children":null,"spread":false}],"spread":true},{"title":"hdl","children":[{"title":"axi_infrastructure_v1_1_vl_rfs.v <span style='color:#111;'> 29.15KB </span>","children":null,"spread":false},{"title":"axi_crossbar_v2_1_vl_rfs.v <span style='color:#111;'> 304.14KB </span>","children":null,"spread":false},{"title":"axi_infrastructure_v1_1_0.vh <span style='color:#111;'> 8.13KB </span>","children":null,"spread":false},{"title":"fifo_generator_v13_2_vhsyn_rfs.vhd <span style='color:#111;'> 2.34MB </span>","children":null,"spread":false},{"title":"blk_mem_gen_v8_4_vhsyn_rfs.vhd <span style='color:#111;'> 14.18MB </span>","children":null,"spread":false},{"title":"axi_data_fifo_v2_1_vl_rfs.v <span style='color:#111;'> 71.47KB </span>","children":null,"spread":false},{"title":"fifo_generator_v13_2_rfs.v <span style='color:#111;'> 582.13KB </span>","children":null,"spread":false},{"title":"axi_register_slice_v2_1_vl_rfs.v <span style='color:#111;'> 120.52KB </span>","children":null,"spread":false},{"title":"generic_baseblocks_v2_1_vl_rfs.v <span style='color:#111;'> 109.43KB </span>","children":null,"spread":false},{"title":"fifo_generator_v13_2_rfs.vhd <span style='color:#111;'> 1.38MB </span>","children":null,"spread":false}],"spread":true},{"title":"InternalCrossbar.veo <span style='color:#111;'> 8.04KB </span>","children":null,"spread":false},{"title":"InternalCrossbar.xci <span style='color:#111;'> 330.17KB </span>","children":null,"spread":false},{"title":"InternalCrossbar_sim_netlist.v <span style='color:#111;'> 263.84KB </span>","children":null,"spread":false},{"title":"synth","children":[{"title":"InternalCrossbar.v <span style='color:#111;'> 20.90KB </span>","children":null,"spread":false}],"spread":true},{"title":"InternalCrossbar_sim_netlist.vhdl <span style='color:#111;'> 338.88KB </span>","children":null,"spread":false},{"title":"InternalCrossbar_ooc.xdc <span style='color:#111;'> 2.39KB </span>","children":null,"spread":false},{"title":"InternalCrossbar_stub.vhdl <span style='color:#111;'> 6.65KB </span>","children":null,"spread":false},{"title":"InternalCrossbar.vho <span style='color:#111;'> 9.42KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"axi_crossbar_v2_1_changelog.txt <span style='color:#111;'> 6.21KB </span>","children":null,"spread":false}],"spread":false},{"title":"sim","children":[{"title":"InternalCrossbar.v <span style='color:#111;'> 19.74KB </span>","children":null,"spread":false}],"spread":false},{"title":"InternalCrossbar_stub.v <span style='color:#111;'> 5.63KB </span>","children":null,"spread":false},{"title":"InternalCrossbar.xml <span style='color:#111;'> 2.19MB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"sim","children":[{"title":"RAM.v <span style='color:#111;'> 1.36KB </span>","children":null,"spread":false},{"title":"ROM.v <span style='color:#111;'> 907B </span>","children":null,"spread":false}],"spread":true},{"title":"core","children":[{"title":"pipeline","children":[{"title":"PipelineController.v <span style='color:#111;'> 720B </span>","children":null,"spread":false},{"title":"PipelineDeliver.v <span style='color:#111;'> 563B </span>","children":null,"spread":false}],"spread":true},{"title":"stage","children":[{"title":"wb","children":[{"title":"WB.v <span style='color:#111;'> 2.50KB </span>","children":null,"spread":false}],"spread":true},{"title":"mem","children":[{"title":"MEMWB.v <span style='color:#111;'> 2.44KB </span>","children":null,"spread":false},{"title":"MEM.v <span style='color:#111;'> 3.93KB </span>","children":null,"spread":false}],"spread":true},{"title":"id","children":[{"title":"ID.v <span style='color:#111;'> 3.26KB </span>","children":null,"spread":false},{"title":"BranchGen.v <span style='color:#111;'> 3.20KB </span>","children":null,"spread":false},{"title":"IDEX.v <span style='color:#111;'> 3.01KB </span>","children":null,"spread":false},{"title":"OperandGen.v <span style='color:#111;'> 1.81KB </span>","children":null,"spread":false},{"title":"RegGen.v <span style='color:#111;'> 1.98KB </span>","children":null,"spread":false},{"title":"FunctGen.v <span style='color:#111;'> 796B </span>","children":null,"spread":false},{"title":"MemGen.v <span style='color:#111;'> 1.35KB </span>","children":null,"spread":false}],"spread":true},{"title":"if","children":[{"title":"IFID.v <span style='color:#111;'> 599B </span>","children":null,"spread":false},{"title":"PC.v <span style='color:#111;'> 1.14KB </span>","children":null,"spread":false}],"spread":true},{"title":"ex","children":[{"title":"EXMEM.v <span style='color:#111;'> 2.39KB </span>","children":null,"spread":false},{"title":"EX.v <span style='color:#111;'> 3.31KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"Core.v <span style='color:#111;'> 12.54KB </span>","children":null,"spread":false},{"title":"storage","children":[{"title":"RegFile.v <span style='color:#111;'> 1.59KB </span>","children":null,"spread":false},{"title":"RegReadProxy.v <span style='color:#111;'> 2.44KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"bus","children":[{"title":"AXIAdapter.v <span style='color:#111;'> 5.78KB </span>","children":null,"spread":false}],"spread":true},{"title":"mycpu_top.v <span style='color:#111;'> 10.79KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明