PRESENT密码算法的Verilog实现

[{"title":"（ 8 个子文件 7KB ） PRESENT密码算法的Verilog实现","children":[{"title":"PRESENT","children":[{"title":"PRESENT.v <span style='color:#111;'> 1.96KB </span>","children":null,"spread":false},{"title":"UpdataKeys.v <span style='color:#111;'> 434B </span>","children":null,"spread":false},{"title":"test.v <span style='color:#111;'> 204B </span>","children":null,"spread":false},{"title":"Round.v <span style='color:#111;'> 312B </span>","children":null,"spread":false},{"title":"AddRoundKeys.v <span style='color:#111;'> 151B </span>","children":null,"spread":false},{"title":"Waveform.vwf <span style='color:#111;'> 83.87KB </span>","children":null,"spread":false},{"title":"SubCell.v <span style='color:#111;'> 645B </span>","children":null,"spread":false},{"title":"Pbox.v <span style='color:#111;'> 879B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]