[{"title":"( 53 个子文件 69.39MB ) 加法器MATLAB代码-ASPP_HW:用于完全卷积网络的多Kong空间金字塔池(ASPP)的SoC实现","children":[{"title":"ASPP_HW-master","children":[{"title":"project_ASPP.xpr.zip <span style='color:#111;'> 22.52MB </span>","children":null,"spread":false},{"title":"ip","children":[{"title":"The_Atrous_Spatial_Pyramid_Pooling","children":[{"title":"src","children":[{"title":"buffer_atrous_param.vhd <span style='color:#111;'> 4.15KB </span>","children":null,"spread":false},{"title":"weights_array.vhd <span style='color:#111;'> 980B </span>","children":null,"spread":false},{"title":"mult_param.vhd <span style='color:#111;'> 994B </span>","children":null,"spread":false},{"title":"Atrous_Spatial_Pyramid_Pooling_v1_0.vhd <span style='color:#111;'> 6.36KB </span>","children":null,"spread":false},{"title":"gap_fsm.vhd <span style='color:#111;'> 3.07KB </span>","children":null,"spread":false},{"title":"sel_decoder_param.vhd <span style='color:#111;'> 1.17KB </span>","children":null,"spread":false},{"title":"buffer_win_param.vhd <span style='color:#111;'> 2.29KB </span>","children":null,"spread":false},{"title":"Atrous_Spatial_Pyramid_Pooling_v1_0_S00_AXI.vhd <span style='color:#111;'> 15.13KB </span>","children":null,"spread":false},{"title":"parallel_ReLU_param.vhd <span style='color:#111;'> 1.23KB </span>","children":null,"spread":false},{"title":"reg_param.vhd <span style='color:#111;'> 691B </span>","children":null,"spread":false},{"title":"blk_mem_gen_0","children":[{"title":"blk_mem_gen_0.xci <span style='color:#111;'> 33.94KB </span>","children":null,"spread":false},{"title":"blk_mem_gen_0.xml <span style='color:#111;'> 199.60KB </span>","children":null,"spread":false}],"spread":false},{"title":"adder_param.vhd <span style='color:#111;'> 907B </span>","children":null,"spread":false},{"title":"constr_clk.xdc <span style='color:#111;'> 84B </span>","children":null,"spread":false},{"title":"accum_pool.vhd <span style='color:#111;'> 894B </span>","children":null,"spread":false},{"title":"array_def.vhd <span style='color:#111;'> 702B </span>","children":null,"spread":false},{"title":"line_buffer_param.vhd <span style='color:#111;'> 919B </span>","children":null,"spread":false},{"title":"MAC_module.vhd <span style='color:#111;'> 3.93KB </span>","children":null,"spread":false},{"title":"ctrl_weights.vhd <span style='color:#111;'> 1.73KB </span>","children":null,"spread":false},{"title":"up_counter_limited_param.vhd <span style='color:#111;'> 842B </span>","children":null,"spread":false},{"title":"ReLU_compute.vhd <span style='color:#111;'> 1.69KB </span>","children":null,"spread":false},{"title":"weights_unit.vhd <span style='color:#111;'> 1.38KB </span>","children":null,"spread":false},{"title":"ASPP_net_top.vhd <span style='color:#111;'> 11.46KB </span>","children":null,"spread":false},{"title":"row_win_param.vhd <span style='color:#111;'> 1.33KB </span>","children":null,"spread":false},{"title":"ASPP_tb.vhd <span style='color:#111;'> 8.20KB </span>","children":null,"spread":false},{"title":"fmaps_accum.vhd <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"multiplexer_2to1_param.vhd <span style='color:#111;'> 535B </span>","children":null,"spread":false},{"title":"parallel_MAC_param.vhd <span style='color:#111;'> 1.17KB </span>","children":null,"spread":false},{"title":"control_unit.vhd <span style='color:#111;'> 19.91KB </span>","children":null,"spread":false},{"title":"multiplexer_2to1_sel2bit_param.vhd <span style='color:#111;'> 797B </span>","children":null,"spread":false},{"title":"global_average_pooling.vhd <span style='color:#111;'> 1.90KB </span>","children":null,"spread":false}],"spread":false},{"title":"xgui","children":[{"title":"Atrous_Spatial_Pyramid_Pooling_v1_0_v1_0.tcl <span style='color:#111;'> 1.75KB </span>","children":null,"spread":false}],"spread":true},{"title":"component.xml <span style='color:#111;'> 61.28KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"DMAs_settings.txt <span style='color:#111;'> 1.15KB </span>","children":null,"spread":false},{"title":"xohw_19_188_project_report.pdf <span style='color:#111;'> 551.83KB </span>","children":null,"spread":false},{"title":"BMG_settings.txt <span style='color:#111;'> 699B </span>","children":null,"spread":false}],"spread":true},{"title":"README.md <span style='color:#111;'> 6.65KB </span>","children":null,"spread":false},{"title":"MATLAB","children":[{"title":"ifmap_gen.m <span style='color:#111;'> 425B </span>","children":null,"spread":false},{"title":"GAP.m <span style='color:#111;'> 363B </span>","children":null,"spread":false},{"title":"hw_results.txt <span style='color:#111;'> 859.38KB </span>","children":null,"spread":false},{"title":"ifmap2.h <span style='color:#111;'> 178.67KB </span>","children":null,"spread":false},{"title":"ifmap2.txt <span style='color:#111;'> 139.58KB </span>","children":null,"spread":false},{"title":"ifmap1.h <span style='color:#111;'> 178.40KB </span>","children":null,"spread":false},{"title":"write_files_header.m <span style='color:#111;'> 561B </span>","children":null,"spread":false},{"title":"ifmap1.txt <span style='color:#111;'> 139.31KB </span>","children":null,"spread":false},{"title":"hw_res_final.txt <span style='color:#111;'> 507.81KB </span>","children":null,"spread":false},{"title":"ifmap3.h <span style='color:#111;'> 178.45KB </span>","children":null,"spread":false},{"title":"ifmap3.txt <span style='color:#111;'> 139.36KB </span>","children":null,"spread":false},{"title":"ASPP.m <span style='color:#111;'> 6.65KB </span>","children":null,"spread":false}],"spread":false},{"title":"ASPP_BlockDesign.xpr.zip <span style='color:#111;'> 47.62MB </span>","children":null,"spread":false},{"title":"sw","children":[{"title":"ASPP_sw.c <span style='color:#111;'> 9.85KB </span>","children":null,"spread":false}],"spread":true},{"title":"hw","children":[{"title":"design_1_wrapper.bit <span style='color:#111;'> 3.86MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]