使用verilog以及VHDL编写的将串口数据转换为32位并口数据，作为FPGA和DSP接口使用

[{"title":"（ 115 个子文件 823KB ） 使用verilog以及VHDL编写的将串口数据转换为32位并口数据，作为FPGA和DSP接口使用","children":[{"title":"rec.v <span style='color:#111;'> 2.89KB </span>","children":null,"spread":false},{"title":"serialports.cdf <span style='color:#111;'> 301B </span>","children":null,"spread":false},{"title":"fifo.v <span style='color:#111;'> 6.70KB </span>","children":null,"spread":false},{"title":"fifo_wave1.jpg <span style='color:#111;'> 94.01KB </span>","children":null,"spread":false},{"title":"rec.bsf <span style='color:#111;'> 2.10KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]