verilog实现的uart

[{"title":"（ 63 个子文件 44KB ） verilog实现的uart","children":[{"title":"rxtx","children":[{"title":"rxtx.gise <span style='color:#111;'> 941B </span>","children":null,"spread":false},{"title":"_xmsgs","children":null,"spread":false},{"title":"rxtx.v <span style='color:#111;'> 3.15KB </span>","children":null,"spread":false},{"title":"rxtx.xise <span style='color:#111;'> 1.83KB </span>","children":null,"spread":false},{"title":"rxtx_summary.html <span style='color:#111;'> 3.21KB </span>","children":null,"spread":false},{"title":"rxtx.ise <span style='color:#111;'> 43.97KB </span>","children":null,"spread":false},{"title":"rxtx_xdb","children":[{"title":"tmp","children":[{"title":"ise","children":[{"title":"__OBJSTORE__","children":[{"title":"_ProjRepoInternal_","children":null,"spread":false},{"title":"ProjectNavigator","children":[{"title":"dpm_project_main","children":[{"title":"dpm_project_main <span style='color:#111;'> 25B </span>","children":null,"spread":false},{"title":"dpm_project_main_StrTbl <span style='color:#111;'> 10B </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"ProjectNavigatorGui","children":[{"title":"Process-SynthesisOnly- <span style='color:#111;'> 63B </span>","children":null,"spread":false},{"title":"Library-SynthesisOnly_StrTbl <span style='color:#111;'> 19B </span>","children":null,"spread":false},{"title":"Source-SynthesisOnly-AutoCompile <span style='color:#111;'> 77B </span>","children":null,"spread":false},{"title":"Process-SynthesisOnly-_StrTbl <span style='color:#111;'> 48B </span>","children":null,"spread":false},{"title":"CViewSelector_StrTbl <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"CViewSelector <span style='color:#111;'> 27B </span>","children":null,"spread":false},{"title":"File-SynthesisOnly_StrTbl <span style='color:#111;'> 11B </span>","children":null,"spread":false},{"title":"Library-SynthesisOnly <span style='color:#111;'> 59B </span>","children":null,"spread":false},{"title":"File-SynthesisOnly <span style='color:#111;'> 63B </span>","children":null,"spread":false},{"title":"Source-SynthesisOnly-AutoCompile_StrTbl <span style='color:#111;'> 20B </span>","children":null,"spread":false}],"spread":true},{"title":"HierarchicalDesign","children":[{"title":"HDProject","children":[{"title":"HDProject_StrTbl <span style='color:#111;'> 17B </span>","children":null,"spread":false},{"title":"HDProject <span style='color:#111;'> 201B </span>","children":null,"spread":false}],"spread":false},{"title":"__stored_object_table__ <span style='color:#111;'> 60B </span>","children":null,"spread":false}],"spread":false},{"title":"common","children":null,"spread":false},{"title":"PnAutoRun","children":[{"title":"Scripts","children":[{"title":"RunOnce_tcl_StrTbl <span style='color:#111;'> 3.73KB </span>","children":null,"spread":false},{"title":"RunOnce_tcl <span style='color:#111;'> 27B </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"xreport","children":[{"title":"Gc_RvReportViewer-Module-DataFactory-Default_StrTbl <span style='color:#111;'> 15.34KB </span>","children":null,"spread":false},{"title":"Gc_RvReportViewer-Module-DataFactory-Default <span style='color:#111;'> 387B </span>","children":null,"spread":false},{"title":"Gc_RvReportViewer-Module-Data-rxtx <span style='color:#111;'> 381B </span>","children":null,"spread":false},{"title":"Gc_RvReportViewer-Module-Data-rxtx_StrTbl <span style='color:#111;'> 15.01KB </span>","children":null,"spread":false},{"title":"Gc_RvReportViewer-Current-Module_StrTbl <span style='color:#111;'> 16B </span>","children":null,"spread":false},{"title":"Gc_RvReportViewer-Current-Module <span style='color:#111;'> 27B </span>","children":null,"spread":false}],"spread":false},{"title":"ProjectNavigator11","children":null,"spread":false},{"title":"Autonym","children":null,"spread":false}],"spread":true},{"title":"version <span style='color:#111;'> 138B </span>","children":null,"spread":false},{"title":"__REGISTRY__","children":[{"title":"xst","children":[{"title":"regkeys <span style='color:#111;'> 43B </span>","children":null,"spread":false}],"spread":true},{"title":"_ProjRepoInternal_","children":[{"title":"regkeys <span style='color:#111;'> 210B </span>","children":null,"spread":false}],"spread":false},{"title":"XSLTProcess","children":[{"title":"regkeys <span style='color:#111;'> 51B </span>","children":null,"spread":false}],"spread":false},{"title":"ProjectNavigator","children":[{"title":"regkeys <span style='color:#111;'> 35B </span>","children":null,"spread":false}],"spread":false},{"title":"cpldfit","children":[{"title":"regkeys <span style='color:#111;'> 47B </span>","children":null,"spread":false}],"spread":false},{"title":"bitinit","children":[{"title":"regkeys <span style='color:#111;'> 47B </span>","children":null,"spread":false}],"spread":false},{"title":"simgen","children":[{"title":"regkeys <span style='color:#111;'> 46B </span>","children":null,"spread":false}],"spread":false},{"title":"map","children":[{"title":"regkeys <span style='color:#111;'> 43B </span>","children":null,"spread":false}],"spread":false},{"title":"dumpngdio","children":[{"title":"regkeys <span style='color:#111;'> 49B </span>","children":null,"spread":false}],"spread":false},{"title":"bitgen","children":[{"title":"regkeys <span style='color:#111;'> 46B </span>","children":null,"spread":false}],"spread":false},{"title":"libgen","children":[{"title":"regkeys <span style='color:#111;'> 46B </span>","children":null,"spread":false}],"spread":false},{"title":"par","children":[{"title":"regkeys <span style='color:#111;'> 43B </span>","children":null,"spread":false}],"spread":false},{"title":"taengine","children":[{"title":"regkeys <span style='color:#111;'> 48B </span>","children":null,"spread":false}],"spread":false},{"title":"fuse","children":[{"title":"regkeys <span style='color:#111;'> 44B </span>","children":null,"spread":false}],"spread":false},{"title":"vhpcomp","children":[{"title":"regkeys <span style='color:#111;'> 47B </span>","children":null,"spread":false}],"spread":false},{"title":"ProjectNavigatorGui","children":[{"title":"regkeys <span style='color:#111;'> 0B </span>","children":null,"spread":false}],"spread":false},{"title":"trce","children":[{"title":"regkeys <span style='color:#111;'> 44B </span>","children":null,"spread":false}],"spread":false},{"title":"runner","children":[{"title":"regkeys <span style='color:#111;'> 46B </span>","children":null,"spread":false}],"spread":false},{"title":"HierarchicalDesign","children":[{"title":"HDProject","children":[{"title":"regkeys <span style='color:#111;'> 159B </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"common","children":[{"title":"regkeys <span style='color:#111;'> 173B </span>","children":null,"spread":false}],"spread":false},{"title":"xreport","children":[{"title":"regkeys <span style='color:#111;'> 0B </span>","children":null,"spread":false}],"spread":false},{"title":"platgen","children":[{"title":"regkeys <span style='color:#111;'> 47B </span>","children":null,"spread":false}],"spread":false},{"title":"hprep6","children":[{"title":"regkeys <span style='color:#111;'> 46B </span>","children":null,"spread":false}],"spread":false},{"title":"netgen","children":[{"title":"regkeys <span style='color:#111;'> 46B </span>","children":null,"spread":false}],"spread":false},{"title":"ngcbuild","children":[{"title":"regkeys <span style='color:#111;'> 48B </span>","children":null,"spread":false}],"spread":false},{"title":"vlogcomp","children":[{"title":"regkeys <span style='color:#111;'> 48B </span>","children":null,"spread":false}],"spread":false},{"title":"xpwr","children":[{"title":"regkeys <span style='color:#111;'> 44B </span>","children":null,"spread":false}],"spread":false},{"title":"idem","children":[{"title":"regkeys <span style='color:#111;'> 44B </span>","children":null,"spread":false}],"spread":false},{"title":"tsim","children":[{"title":"regkeys <span style='color:#111;'> 44B </span>","children":null,"spread":false}],"spread":false},{"title":"ngdbuild","children":[{"title":"regkeys <span style='color:#111;'> 48B </span>","children":null,"spread":false}],"spread":false},{"title":"ProjectNavigator11","children":[{"title":"regkeys <span style='color:#111;'> 57B </span>","children":null,"spread":false}],"spread":false},{"title":"ngc2edif","children":[{"title":"regkeys <span style='color:#111;'> 48B </span>","children":null,"spread":false}],"spread":false},{"title":"Autonym","children":[{"title":"regkeys <span style='color:#111;'> 0B </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true},{"title":"ise.lock <span style='color:#111;'> 51B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]