sdi_tx_bridge
SDI to Video Bridges
Quickly bridge SDI inputs and outputs to video and synchronization signals that can then be used with the Xilinx video to/from AXI4-Stream cores
The LogiCORE? IP SDI Tx and RX Video Bridge cores are designed to interface the SDI ports of the SMPTE SDI core to the video ports of the AXI4-Stream core. The input of the SDI Rx Video Bridge is an SDI virtual interface that has one to four 10-bit data streams with embedded synchronization. The output is video data with explicit synchronization signals. This core extracts synchronization signals, reformats the video data, and provides clock enables. The input of the SDI TX Video Bridge core is Video data with explicit synchronization signals. The output is an SDI virtual interface with one to four 10-bit data streams and embedded synchronization.
Key Features
?Embeds and extracts synchronization signals into and out of the SDI data stream.
?Creates and embeds line numbers into the SDI data stream.
?Generates clock enables for SDI-SDI and 3G-SDI level B modes.
?Supports YCbCr data format at 10-bits per component.
?Supports SD-SDI, HD-SDI, 3G-SDI Level A, and 3G-SDI Level B.
?Re-orders sequential video data to parallel data in 3G Level B and vice versa.
?Supports interlaced and progressive line standards. Embeds and extracts synchronization signals into and out of the SDI data stream.
文件下载
资源详情
[{"title":"（ 21 个子文件 438KB ） sdi_tx_bridge","children":[{"title":"v_vid_sdi_tx_bridge_v1_0_readme.txt <span style='color:#111;'> 3.89KB </span>","children":null,"spread":false},{"title":"v_vid_sdi_tx_bridge_v1_0","children":[{"title":"hdl","children":[{"title":"verilog","children":[{"title":"v_vid_sdi_tx_bridge_v1_0_ce_gen.v <span style='color:#111;'> 4.82KB </span>","children":null,"spread":false},{"title":"v_vid_sdi_tx_bridge_v1_0_top.v <span style='color:#111;'> 5.72KB </span>","children":null,"spread":false},{"title":"v_vid_sdi_tx_bridge_v1_0_embedder.v <span style='color:#111;'> 11.29KB </span>","children":null,"spread":false},{"title":"v_vid_sdi_tx_bridge_v1_0_formatter.v <span style='color:#111;'> 13.48KB </span>","children":null,"spread":false},{"title":"v_vid_sdi_tx_bridge_v1_0_fifo.v <span style='color:#111;'> 11.00KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"xgui","children":[{"title":"v_vid_sdi_tx_bridge_v1_0.tcl <span style='color:#111;'> 1.29KB </span>","children":null,"spread":false}],"spread":true},{"title":"test","children":[{"title":"rx_bridge","children":[{"title":"v_sdi_rx_vid_bridge_v1_0_top.v <span style='color:#111;'> 6.34KB </span>","children":null,"spread":false},{"title":"v_sdi_rx_vid_bridge_v1_0_sync_extract.v <span style='color:#111;'> 6.20KB </span>","children":null,"spread":false},{"title":"v_sdi_rx_vid_bridge_v1_0_formatter.v <span style='color:#111;'> 10.10KB </span>","children":null,"spread":false},{"title":"v_sdi_rx_vid_bridge_v1_0_trs_decode.v <span style='color:#111;'> 6.67KB </span>","children":null,"spread":false},{"title":"v_sdi_rx_vid_bridge_v1_0_fifo.v <span style='color:#111;'> 11.00KB </span>","children":null,"spread":false},{"title":"v_sdi_rx_vid_bridge_v1_0_ce_gen.v <span style='color:#111;'> 4.00KB </span>","children":null,"spread":false}],"spread":true},{"title":"video_gen.v <span style='color:#111;'> 5.67KB </span>","children":null,"spread":false},{"title":"video_test.v <span style='color:#111;'> 5.48KB </span>","children":null,"spread":false},{"title":"video_check.v <span style='color:#111;'> 6.04KB </span>","children":null,"spread":false}],"spread":true},{"title":"ttcl","children":[{"title":"tb_top.ttcl <span style='color:#111;'> 7.82KB </span>","children":null,"spread":false},{"title":"ooc_xdc.ttcl <span style='color:#111;'> 668B </span>","children":null,"spread":false}],"spread":true},{"title":"doc","children":[{"title":"v_vid_sdi_tx_bridge_v1_0_changelog.txt <span style='color:#111;'> 2.24KB </span>","children":null,"spread":false},{"title":"pg178-video-sdi-tx-bridge.pdf <span style='color:#111;'> 647.49KB </span>","children":null,"spread":false}],"spread":true},{"title":"component.xml <span style='color:#111;'> 28.91KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]
评论信息
其他资源
- 15000个英语单词库数据库（sql版）包含频率，双语例句
- ac990会计核算软件 真正的破解版，绝对值得珍藏（0ac资源分享2个月）有需要的抓紧时间下了
- EGM2008大地水准面起伏
- 数据库课件
- CST微波工作室用户全书-张敏。pdf
- UGUI ScrollView 优化重复利用
- C++药品销售管理系统+报告
- 侯捷-STL标准库与泛型编程-C++新标准C++11&14; 两套视频
- 软件工程课程设计（人事管理系统） 包括代码及标准文档
- 马尔科夫链的C++代码实现
- 工控机MIC用户手册.PDF
- python_test：Python测试-源码
- 使用OracleWarehouseBuilder10g第2版进行数据归档和自动清理
- anim-lib：用于对UI元素进行动画处理的Mindustry库-源码
- Direct2D1.1.rar 易语言源码
- linux学习笔记强悍总结.txt
- 基于模糊控制的永磁同步电机驱动系统仿真及实验研究
- UML——BBS领域模型
- opencv-3.4.1-windows版本
- XilinxSpartan上实现31条MIPS指令流水线CPU
- 根据RTF模板生成WORD，WORD转PDF
- proguard支持JDK 1.8
免责申明
【只为小站】的资源来自网友分享，仅供学习研究，请务必在下载后24小时内给予删除，不得用于其他任何用途，否则后果自负。基于互联网的特殊性，【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查；无论 【只为小站】 经营者是否已进行审查，用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明