FPGA通过EMIFA接口和DSP通信

[{"title":"（ 154 个子文件 4MB ） FPGA通过EMIFA接口和DSP通信","children":[{"title":"work.sdbl <span style='color:#111;'> 15.46KB </span>","children":null,"spread":false},{"title":"work.sdbx <span style='color:#111;'> 136B </span>","children":null,"spread":false},{"title":"emif_test_pad.csv <span style='color:#111;'> 14.49KB </span>","children":null,"spread":false},{"title":"emif_test.twr <span style='color:#111;'> 26.16KB </span>","children":null,"spread":false},{"title":"emif_test.lso <span style='color:#111;'> 6B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]