[{"title":"( 3 个子文件 2KB ) cordic verilog 程序","children":[{"title":"verilog","children":[{"title":"phase_input.v <span style='color:#111;'> 340B </span>","children":null,"spread":false},{"title":"final.v <span style='color:#111;'> 869B </span>","children":null,"spread":false},{"title":"cordic.v <span style='color:#111;'> 6.24KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]