FPGA实训基于verilog的VGA简单接口驱动

[{"title":"（ 77 个子文件 1.55MB ） FPGA实训基于verilog的VGA简单接口驱动","children":[{"title":"实战训练9 基于verilog的VGA简单接口驱动","children":[{"title":"VGA显示原理与VGA时序实现.doc <span style='color:#111;'> 142.00KB </span>","children":null,"spread":false},{"title":"实战训练9 基于verilog的VGA简单接口驱动","children":[{"title":"vga_dis.qws <span style='color:#111;'> 578B </span>","children":null,"spread":false},{"title":"vga_dis.qpf <span style='color:#111;'> 910B </span>","children":null,"spread":false},{"title":"vga_dis.done <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"vga_dis.v <span style='color:#111;'> 2.78KB </span>","children":null,"spread":false},{"title":"db","children":[{"title":"vga_dis.sld_design_entry_dsc.sci <span style='color:#111;'> 200B </span>","children":null,"spread":false},{"title":"vga_dis.rtlv.hdb <span style='color:#111;'> 7.87KB </span>","children":null,"spread":false},{"title":"vga_dis.asm_labs.ddb <span style='color:#111;'> 5.83KB </span>","children":null,"spread":false},{"title":"vga_dis.cmp.kpt <span style='color:#111;'> 196B </span>","children":null,"spread":false},{"title":"vga_dis.map.logdb <span style='color:#111;'> 4B </span>","children":null,"spread":false},{"title":"vga_dis.syn_hier_info <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"vga_dis.asm.rdb <span style='color:#111;'> 1.50KB </span>","children":null,"spread":false},{"title":"vga_dis.lpc.rdb <span style='color:#111;'> 385B </span>","children":null,"spread":false},{"title":"vga_dis.map.hdb <span style='color:#111;'> 9.11KB </span>","children":null,"spread":false},{"title":"vga_dis.hif <span style='color:#111;'> 756B </span>","children":null,"spread":false},{"title":"vga_dis.map.qmsg <span style='color:#111;'> 4.70KB </span>","children":null,"spread":false},{"title":"vga_dis.tis_db_list.ddb <span style='color:#111;'> 174B </span>","children":null,"spread":false},{"title":"vga_dis.eco.cdb <span style='color:#111;'> 161B </span>","children":null,"spread":false},{"title":"vga_dis.fit.qmsg <span style='color:#111;'> 32.11KB </span>","children":null,"spread":false},{"title":"vga_dis.rtlv_sg.cdb <span style='color:#111;'> 5.75KB </span>","children":null,"spread":false},{"title":"vga_dis.asm.qmsg <span style='color:#111;'> 2.14KB </span>","children":null,"spread":false},{"title":"vga_dis.lpc.txt <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"vga_dis.lpc.html <span style='color:#111;'> 430B </span>","children":null,"spread":false},{"title":"vga_dis.db_info <span style='color:#111;'> 137B </span>","children":null,"spread":false},{"title":"vga_dis.cmp.hdb <span style='color:#111;'> 9.49KB </span>","children":null,"spread":false},{"title":"vga_dis.cbx.xml <span style='color:#111;'> 89B </span>","children":null,"spread":false},{"title":"vga_dis.smart_action.txt <span style='color:#111;'> 6B </span>","children":null,"spread":false},{"title":"vga_dis.cmp.cdb <span style='color:#111;'> 23.46KB </span>","children":null,"spread":false},{"title":"prev_cmp_vga_dis.asm.qmsg <span style='color:#111;'> 2.14KB </span>","children":null,"spread":false},{"title":"prev_cmp_vga_dis.map.qmsg <span style='color:#111;'> 4.38KB </span>","children":null,"spread":false},{"title":"vga_dis.(0).cnf.hdb <span style='color:#111;'> 1.55KB </span>","children":null,"spread":false},{"title":"vga_dis.rtlv_sg_swap.cdb <span style='color:#111;'> 178B </span>","children":null,"spread":false},{"title":"vga_dis.cmp0.ddb <span style='color:#111;'> 94.38KB </span>","children":null,"spread":false},{"title":"vga_dis.cmp.logdb <span style='color:#111;'> 4B </span>","children":null,"spread":false},{"title":"vga_dis.pre_map.hdb <span style='color:#111;'> 7.91KB </span>","children":null,"spread":false},{"title":"vga_dis.sgdiff.cdb <span style='color:#111;'> 6.34KB </span>","children":null,"spread":false},{"title":"vga_dis.tan.qmsg <span style='color:#111;'> 37.13KB </span>","children":null,"spread":false},{"title":"prev_cmp_vga_dis.fit.qmsg <span style='color:#111;'> 20.29KB </span>","children":null,"spread":false},{"title":"vga_dis.pre_map.cdb <span style='color:#111;'> 5.97KB </span>","children":null,"spread":false},{"title":"vga_dis.cmp.rdb <span style='color:#111;'> 17.61KB </span>","children":null,"spread":false},{"title":"vga_dis.map.cdb <span style='color:#111;'> 7.11KB </span>","children":null,"spread":false},{"title":"vga_dis.cmp.tdb <span style='color:#111;'> 20.72KB </span>","children":null,"spread":false},{"title":"vga_dis.hier_info <span style='color:#111;'> 1.23KB </span>","children":null,"spread":false},{"title":"prev_cmp_vga_dis.tan.qmsg <span style='color:#111;'> 26.24KB </span>","children":null,"spread":false},{"title":"vga_dis.(0).cnf.cdb <span style='color:#111;'> 6.47KB </span>","children":null,"spread":false},{"title":"logic_util_heursitic.dat <span style='color:#111;'> 5.93KB </span>","children":null,"spread":false},{"title":"vga_dis.sgdiff.hdb <span style='color:#111;'> 8.18KB </span>","children":null,"spread":false},{"title":"vga_dis.sld_design_entry.sci <span style='color:#111;'> 200B </span>","children":null,"spread":false},{"title":"vga_dis.cmp2.ddb <span style='color:#111;'> 45.63KB </span>","children":null,"spread":false},{"title":"vga_dis.tmw_info <span style='color:#111;'> 304B </span>","children":null,"spread":false}],"spread":false},{"title":"vga_dis.asm.rpt <span style='color:#111;'> 10.12KB </span>","children":null,"spread":false},{"title":"vga_dis.dpf <span style='color:#111;'> 239B </span>","children":null,"spread":false},{"title":"vga_dis.map.rpt <span style='color:#111;'> 19.74KB </span>","children":null,"spread":false},{"title":"vga_dis.tan.rpt <span style='color:#111;'> 67.49KB </span>","children":null,"spread":false},{"title":"incremental_db","children":[{"title":"compiled_partitions","children":[{"title":"vga_dis.root_partition.map.kpt <span style='color:#111;'> 886B </span>","children":null,"spread":false}],"spread":true},{"title":"README <span style='color:#111;'> 653B </span>","children":null,"spread":false}],"spread":true},{"title":"vga_dis.map.summary <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"vga_dis.fit.smsg <span style='color:#111;'> 513B </span>","children":null,"spread":false},{"title":"vga_dis_assignment_defaults.qdf <span style='color:#111;'> 46.61KB </span>","children":null,"spread":false},{"title":"vga_dis.pof <span style='color:#111;'> 512.18KB </span>","children":null,"spread":false},{"title":"vga_dis.fit.rpt <span style='color:#111;'> 86.74KB </span>","children":null,"spread":false},{"title":"vga_dis.cdf <span style='color:#111;'> 327B </span>","children":null,"spread":false},{"title":"vga_dis.pin <span style='color:#111;'> 26.78KB </span>","children":null,"spread":false},{"title":"vga_dis.flow.rpt <span style='color:#111;'> 7.09KB </span>","children":null,"spread":false},{"title":"vga_dis.tan.summary <span style='color:#111;'> 970B </span>","children":null,"spread":false},{"title":"vga_dis.sof <span style='color:#111;'> 235.13KB </span>","children":null,"spread":false},{"title":"vga_dis.qsf <span style='color:#111;'> 1.98KB </span>","children":null,"spread":false},{"title":"vga_dis.fit.summary <span style='color:#111;'> 595B </span>","children":null,"spread":false}],"spread":false},{"title":"基于Verilog的VGA驱动设计（二）VGA硬件结构.doc <span style='color:#111;'> 132.50KB </span>","children":null,"spread":false},{"title":"基于DSP Builder的VGA接口设计.doc <span style='color:#111;'> 167.50KB </span>","children":null,"spread":false},{"title":"嵌入式高分辨率VGA图像显示方法研究.doc <span style='color:#111;'> 177.00KB </span>","children":null,"spread":false},{"title":"8c45b29d-4255-4eed-8888-d6acab227b84","children":[{"title":"VGA_800X600","children":[{"title":"VGA_800X600.v <span style='color:#111;'> 2.92KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"使用 FPGA 控制 VGA 显示.doc <span style='color:#111;'> 87.50KB </span>","children":null,"spread":false},{"title":"实战训练9 基于verilog的VGA简单接口驱动.docx <span style='color:#111;'> 53.74KB </span>","children":null,"spread":false},{"title":"基于FPGA的VGA时序彩条信号实现方法及其应用.doc <span style='color:#111;'> 217.50KB </span>","children":null,"spread":false},{"title":"基于Verilog的VGA驱动设计（一）VGA时序分析.doc <span style='color:#111;'> 355.00KB </span>","children":null,"spread":false},{"title":"使用 FPGA 控制 VGA 显示.pdf <span style='color:#111;'> 268.59KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]