基于fpga的正弦信号发生器verilog代码

[{"title":"（ 681 个子文件 25.06MB ） 基于fpga的正弦信号发生器verilog代码","children":[{"title":"sintalbe625_bb.v <span style='color:#111;'> 5.00KB </span>","children":null,"spread":false},{"title":"sintalbe1024_bb.v <span style='color:#111;'> 5.01KB </span>","children":null,"spread":false},{"title":"sin.qsf <span style='color:#111;'> 3.54KB </span>","children":null,"spread":false},{"title":"sintalbe1024.v <span style='color:#111;'> 6.39KB </span>","children":null,"spread":false},{"title":"sin.map_bb.hdb <span style='color:#111;'> 10.39KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]