QC-LDPC译码器设计

[{"title":"（ 11 个子文件 20.14MB ） QC-LDPC译码器设计","children":[{"title":"QC_LDPC码的研究与FPGA实现.kdh <span style='color:#111;'> 929.29KB </span>","children":null,"spread":false},{"title":"FPGAQC_LDPCʵ_.kdh <span style='color:#111;'> 1.74MB </span>","children":null,"spread":false},{"title":"IEEE+802.16e标准LDPC译码器FPGA设计与实现.pdf <span style='color:#111;'> 3.43MB </span>","children":null,"spread":false},{"title":"【硕士论文】LDPC码的编译码原理及编码设计.pdf <span style='color:#111;'> 1.76MB </span>","children":null,"spread":false},{"title":"A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes.pdf <span style='color:#111;'> 553.61KB </span>","children":null,"spread":false},{"title":"IEEE_802.16e中LDPC译码器的实现.pdf <span style='color:#111;'> 311.47KB </span>","children":null,"spread":false},{"title":"DMB-TH系统中准循环LDPC编译码的仿真研究.pdf <span style='color:#111;'> 3.34MB </span>","children":null,"spread":false},{"title":"LDPC码在深空通信中应用研究.nh <span style='color:#111;'> 5.29MB </span>","children":null,"spread":false},{"title":"QC_LDPC部分并行译码器设计与实现.kdh <span style='color:#111;'> 2.99MB </span>","children":null,"spread":false},{"title":"QC_LDPC码的高性能译码器实现.pdf <span style='color:#111;'> 1.23MB </span>","children":null,"spread":false},{"title":"QC_LDPCĸʵ_.pdf <span style='color:#111;'> 1.23MB </span>","children":null,"spread":false}],"spread":true}]