[{"title":"( 7 个子文件 11KB ) UART参考设计+Xilinx提供VHDL代码+uart_vhdl.zip","children":[{"title":"rcvr_tb.vhd <span style='color:#111;'> 2.10KB </span>","children":null,"spread":false},{"title":"txmit.vhd <span style='color:#111;'> 2.74KB </span>","children":null,"spread":false},{"title":"txmit_tb.vhd <span style='color:#111;'> 1.94KB </span>","children":null,"spread":false},{"title":"readme.doc <span style='color:#111;'> 24.00KB </span>","children":null,"spread":false},{"title":"readme.txt <span style='color:#111;'> 4.47KB </span>","children":null,"spread":false},{"title":"rcvr.vhd <span style='color:#111;'> 2.96KB </span>","children":null,"spread":false},{"title":"uart.vhd <span style='color:#111;'> 1.59KB </span>","children":null,"spread":false}],"spread":true}]