基于FPGA的verilog语言的数码管显示计数程序

[{"title":"（ 112 个子文件 3.21MB ） 基于FPGA的verilog语言的数码管显示计数程序","children":[{"title":"seventobe.v.bak <span style='color:#111;'> 2.43KB </span>","children":null,"spread":false},{"title":"seventobe_top.v <span style='color:#111;'> 572B </span>","children":null,"spread":false},{"title":"seventobe.v <span style='color:#111;'> 2.49KB </span>","children":null,"spread":false},{"title":"seventobe_top.v.bak <span style='color:#111;'> 553B </span>","children":null,"spread":false},{"title":"seventobe.qsf <span style='color:#111;'> 3.91KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]