16 位线性进位选择加法器基于静态 CMOS 电路的实现

[{"title":"（ 11 个子文件 21KB ） 16 位线性进位选择加法器基于静态 CMOS 电路的实现","children":[{"title":"adder","children":[{"title":"adder_4_test.sp <span style='color:#111;'> 2.83KB </span>","children":null,"spread":false},{"title":"adder_4.v <span style='color:#111;'> 1.28KB </span>","children":null,"spread":false},{"title":"sm046005-1j.hspice <span style='color:#111;'> 56.46KB </span>","children":null,"spread":false},{"title":"adder_0_15.sp <span style='color:#111;'> 2.15KB </span>","children":null,"spread":false},{"title":"logicGates.sp <span style='color:#111;'> 6.13KB </span>","children":null,"spread":false},{"title":"adder_4.sp <span style='color:#111;'> 4.17KB </span>","children":null,"spread":false},{"title":"logicGate_test.sp <span style='color:#111;'> 734B </span>","children":null,"spread":false},{"title":"test.sp <span style='color:#111;'> 3.27KB </span>","children":null,"spread":false},{"title":"protest.sp <span style='color:#111;'> 767B </span>","children":null,"spread":false},{"title":"adder_0_15_test.st0 <span style='color:#111;'> 12.36KB </span>","children":null,"spread":false},{"title":"adder_0_15_test.sp <span style='color:#111;'> 4.08KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]