增量式编码器FPGA设计程序

[{"title":"（ 61 个子文件 6.25MB ） 增量式编码器FPGA设计程序","children":[{"title":"fpga_project","children":[{"title":"src","children":[{"title":"uart_tx.v <span style='color:#111;'> 2.46KB </span>","children":null,"spread":false},{"title":"param.v <span style='color:#111;'> 853B </span>","children":null,"spread":false},{"title":"add_clr.v <span style='color:#111;'> 20.69KB </span>","children":null,"spread":false},{"title":"fpga_project.cst <span style='color:#111;'> 876B </span>","children":null,"spread":false},{"title":"integer_division","children":[{"title":"temp","children":[{"title":"integer_division","children":[{"title":"integer_division_syn_rsc.xml <span style='color:#111;'> 201B </span>","children":null,"spread":false},{"title":"integer_division_syn_resource.html <span style='color:#111;'> 1.54KB </span>","children":null,"spread":false},{"title":"parameter.vh <span style='color:#111;'> 57B </span>","children":null,"spread":false},{"title":"integer_division.prj <span style='color:#111;'> 1.16KB </span>","children":null,"spread":false},{"title":"integer_division_tmp.v <span style='color:#111;'> 681B </span>","children":null,"spread":false},{"title":"integer_division.log <span style='color:#111;'> 3.09KB </span>","children":null,"spread":false},{"title":"define.vh <span style='color:#111;'> 82B </span>","children":null,"spread":false},{"title":"project.ini <span style='color:#111;'> 20B </span>","children":null,"spread":false},{"title":"integer_division.vg <span style='color:#111;'> 1015.84KB </span>","children":null,"spread":false},{"title":"integer_division_syn.rpt.html <span style='color:#111;'> 354.65KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"integer_division.v <span style='color:#111;'> 1015.84KB </span>","children":null,"spread":false},{"title":"integer_division_tmp.v <span style='color:#111;'> 681B </span>","children":null,"spread":false},{"title":"integer_division.vo <span style='color:#111;'> 2.53MB </span>","children":null,"spread":false},{"title":"integer_division.ipc <span style='color:#111;'> 308B </span>","children":null,"spread":false}],"spread":true},{"title":"gowin_pll","children":[{"title":"gowin_pll_tmp.v <span style='color:#111;'> 562B </span>","children":null,"spread":false},{"title":"gowin_pll.mod <span style='color:#111;'> 771B </span>","children":null,"spread":false},{"title":"gowin_pll.v <span style='color:#111;'> 4.34KB </span>","children":null,"spread":false},{"title":"gowin_pll.ipc <span style='color:#111;'> 3.83KB </span>","children":null,"spread":false}],"spread":true},{"title":"gw5a","children":[{"title":"prim_syn.vhd <span style='color:#111;'> 92.01KB </span>","children":null,"spread":false},{"title":"prim_sim.vhd <span style='color:#111;'> 672.62KB </span>","children":null,"spread":false},{"title":"prim_sim.v <span style='color:#111;'> 581.01KB </span>","children":null,"spread":false}],"spread":true},{"title":"fpga_project.rao <span style='color:#111;'> 8.31KB </span>","children":null,"spread":false},{"title":"uart_rx.v <span style='color:#111;'> 2.31KB </span>","children":null,"spread":false}],"spread":true},{"title":"fpga_project.gprj <span style='color:#111;'> 834B </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"modelsim.bat <span style='color:#111;'> 34B </span>","children":null,"spread":false},{"title":"compile.f <span style='color:#111;'> 241B </span>","children":null,"spread":false},{"title":"cmd.do <span style='color:#111;'> 799B </span>","children":null,"spread":false},{"title":"tb_abz.v <span style='color:#111;'> 3.72KB </span>","children":null,"spread":false}],"spread":true},{"title":"fpga_project.gprj.user <span style='color:#111;'> 2.68KB </span>","children":null,"spread":false},{"title":"impl","children":[{"title":"pnr","children":[{"title":"fpga_project.db <span style='color:#111;'> 356.29KB </span>","children":null,"spread":false},{"title":"device.cfg <span style='color:#111;'> 625B </span>","children":null,"spread":false},{"title":"fpga_project.log <span style='color:#111;'> 1.32KB </span>","children":null,"spread":false},{"title":"ao_0.fs <span style='color:#111;'> 6.35MB </span>","children":null,"spread":false},{"title":"fpga_project.timing_paths <span style='color:#111;'> 482.23KB </span>","children":null,"spread":false},{"title":"cmd.do <span style='color:#111;'> 383B </span>","children":null,"spread":false},{"title":"fpga_project.rpt.html <span style='color:#111;'> 70.13KB </span>","children":null,"spread":false},{"title":"fpga_project.tr.html <span style='color:#111;'> 359B </span>","children":null,"spread":false},{"title":"ao_0.bin <span style='color:#111;'> 809.41KB </span>","children":null,"spread":false},{"title":"fpga_project_tr_cata.html <span style='color:#111;'> 7.82KB </span>","children":null,"spread":false},{"title":"fpga_project.pin.html <span style='color:#111;'> 63.79KB </span>","children":null,"spread":false},{"title":"ao_0.binx <span style='color:#111;'> 810.01KB </span>","children":null,"spread":false},{"title":"fpga_project.rpt.txt <span style='color:#111;'> 52.05KB </span>","children":null,"spread":false},{"title":"fpga_project_tr_content.html <span style='color:#111;'> 2.07MB </span>","children":null,"spread":false}],"spread":false},{"title":"temp","children":[{"title":"style.css <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"rtl_parser_arg.json <span style='color:#111;'> 865B </span>","children":null,"spread":false},{"title":"rtl_parser.result <span style='color:#111;'> 3.79KB </span>","children":null,"spread":false}],"spread":true},{"title":"gwsynthesis","children":[{"title":"fpga_project.log <span style='color:#111;'> 6.41KB </span>","children":null,"spread":false},{"title":"fpga_project.prj <span style='color:#111;'> 2.16KB </span>","children":null,"spread":false},{"title":"fpga_project_syn.rpt.html <span style='color:#111;'> 534.07KB </span>","children":null,"spread":false},{"title":"fpga_project_syn_resource.html <span style='color:#111;'> 4.08KB </span>","children":null,"spread":false},{"title":"fpga_project.vg <span style='color:#111;'> 4.65MB </span>","children":null,"spread":false},{"title":"RTL_GAO","children":[{"title":"ao_0","children":[{"title":"gw_ao_top_define.v <span style='color:#111;'> 49B </span>","children":null,"spread":false},{"title":"gw_ao_parameter.v <span style='color:#111;'> 164B </span>","children":null,"spread":false}],"spread":false},{"title":"ao_control","children":[{"title":"gw_con_top_define.v <span style='color:#111;'> 49B </span>","children":null,"spread":false}],"spread":false},{"title":"gw_gao_top.v <span style='color:#111;'> 14.81KB </span>","children":null,"spread":false}],"spread":true},{"title":"fpga_project_syn_rsc.xml <span style='color:#111;'> 1.15KB </span>","children":null,"spread":false}],"spread":true},{"title":"fpga_project_process_config.json <span style='color:#111;'> 2.44KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]