Verilog 锁相环参数动态自动生成，Xilinx MMCM 和 PLL 动态配置频率 vivado 仿真工程，verilog

[{"title":"（ 93 个子文件 547KB ） Verilog 锁相环参数动态自动生成，Xilinx MMCM 和 PLL 动态配置频率\nvivado 仿真工程，verilog","children":[{"title":"pll_cfg_project_1","children":[{"title":"src","children":[{"title":"pll_demo.v <span style='color:#111;'> 2.58KB </span>","children":null,"spread":false},{"title":"pll_cfg_x1_001.v <span style='color:#111;'> 4.15KB </span>","children":null,"spread":false},{"title":"pll_cfg_x1.v <span style='color:#111;'> 6.30KB </span>","children":null,"spread":false},{"title":"pll_testbench.v <span style='color:#111;'> 553B </span>","children":null,"spread":false},{"title":"fpga_pin.xdc <span style='color:#111;'> 637B </span>","children":null,"spread":false},{"title":"pll.v <span style='color:#111;'> 2.15KB </span>","children":null,"spread":false},{"title":"pll_set.v <span style='color:#111;'> 34.26KB </span>","children":null,"spread":false}],"spread":true},{"title":"pll_cfg_project_1","children":[{"title":"pll_cfg_project_1.hw","children":[{"title":"pll_cfg_project_1.lpr <span style='color:#111;'> 290B </span>","children":null,"spread":false}],"spread":true},{"title":"pll_cfg_project_1.cache","children":[{"title":"compile_simlib","children":[{"title":"riviera","children":null,"spread":false},{"title":"vcs","children":null,"spread":false},{"title":"modelsim","children":null,"spread":false},{"title":"xcelium","children":null,"spread":false},{"title":"ies","children":null,"spread":false},{"title":"activehdl","children":null,"spread":false},{"title":"questa","children":null,"spread":false}],"spread":true},{"title":"ip","children":[{"title":"2017.4","children":null,"spread":false}],"spread":true},{"title":"wt","children":[{"title":"xsim.wdf <span style='color:#111;'> 239B </span>","children":null,"spread":false},{"title":"java_command_handlers.wdf <span style='color:#111;'> 530B </span>","children":null,"spread":false},{"title":"webtalk_pa.xml <span style='color:#111;'> 2.23KB </span>","children":null,"spread":false},{"title":"project.wpc <span style='color:#111;'> 61B </span>","children":null,"spread":false},{"title":"gui_handlers.wdf <span style='color:#111;'> 1.06KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"vivado_7148.backup.log <span style='color:#111;'> 2.51KB </span>","children":null,"spread":false},{"title":".Xil","children":null,"spread":false},{"title":"pll_cfg_testbench_behav.wcfg <span style='color:#111;'> 29.19KB </span>","children":null,"spread":false},{"title":"pll_cfg_project_1.srcs","children":[{"title":"sources_1","children":[{"title":"ip","children":[{"title":"clk_wiz_pll_100m","children":[{"title":"clk_wiz_pll_100m.xdc <span style='color:#111;'> 2.66KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"clk_wiz_v5_4_changelog.txt <span style='color:#111;'> 6.62KB </span>","children":null,"spread":false}],"spread":true},{"title":"clk_wiz_pll_100m_stub.vhdl <span style='color:#111;'> 1.24KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m_ooc.xdc <span style='color:#111;'> 2.43KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m_sim_netlist.v <span style='color:#111;'> 7.35KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_pll.vh <span style='color:#111;'> 18.32KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m_board.xdc <span style='color:#111;'> 60B </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m_sim_netlist.vhdl <span style='color:#111;'> 7.34KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m_stub.v <span style='color:#111;'> 1.26KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_7s_mmcm.vh <span style='color:#111;'> 23.67KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m.veo <span style='color:#111;'> 3.64KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_plus_mmcm.vh <span style='color:#111;'> 31.14KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_plus_pll.vh <span style='color:#111;'> 18.58KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_mmcm.vh <span style='color:#111;'> 23.83KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m_clk_wiz.v <span style='color:#111;'> 7.07KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m.xci <span style='color:#111;'> 88.12KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m.xml <span style='color:#111;'> 286.35KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m.dcp <span style='color:#111;'> 9.30KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_7s_pll.vh <span style='color:#111;'> 18.59KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m.v <span style='color:#111;'> 3.99KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"vivado.log <span style='color:#111;'> 13.12KB </span>","children":null,"spread":false},{"title":"pll_cfg_project_1.xpr <span style='color:#111;'> 9.81KB </span>","children":null,"spread":false},{"title":"vivado_7148.backup.jou <span style='color:#111;'> 813B </span>","children":null,"spread":false},{"title":"vivado.jou <span style='color:#111;'> 1.07KB </span>","children":null,"spread":false},{"title":"pll_cfg_project_1.sim","children":[{"title":"sim_1","children":[{"title":"behav","children":[{"title":"xsim","children":[{"title":"compile.bat <span style='color:#111;'> 852B </span>","children":null,"spread":false},{"title":"xsim.ini <span style='color:#111;'> 18.91KB </span>","children":null,"spread":false},{"title":"elaborate.bat <span style='color:#111;'> 936B </span>","children":null,"spread":false},{"title":"glbl.v <span style='color:#111;'> 1.44KB </span>","children":null,"spread":false},{"title":"xvlog.log <span style='color:#111;'> 1.37KB </span>","children":null,"spread":false},{"title":"simulate.log <span style='color:#111;'> 50B </span>","children":null,"spread":false},{"title":"elaborate.log <span style='color:#111;'> 1.37KB </span>","children":null,"spread":false},{"title":"compile.log <span style='color:#111;'> 1.37KB </span>","children":null,"spread":false},{"title":"webtalk.jou <span style='color:#111;'> 1018B </span>","children":null,"spread":false},{"title":"xsim.ini.bak <span style='color:#111;'> 18.60KB </span>","children":null,"spread":false},{"title":".Xil","children":[{"title":"Webtalk-6864-USER-P1TSNAOSEK","children":[{"title":"webtalk","children":null,"spread":false}],"spread":false},{"title":"Webtalk-3564-USER-P1TSNAOSEK","children":[{"title":"webtalk","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"webtalk_3564.backup.jou <span style='color:#111;'> 1018B </span>","children":null,"spread":false},{"title":"xvlog.pb <span style='color:#111;'> 2.41KB </span>","children":null,"spread":false},{"title":"webtalk_3564.backup.log <span style='color:#111;'> 1.06KB </span>","children":null,"spread":false},{"title":"pll_cfg_testbench.tcl <span style='color:#111;'> 460B </span>","children":null,"spread":false},{"title":"webtalk.log <span style='color:#111;'> 1.06KB </span>","children":null,"spread":false},{"title":"xelab.pb <span style='color:#111;'> 2.85KB </span>","children":null,"spread":false},{"title":"simulate.bat <span style='color:#111;'> 909B </span>","children":null,"spread":false},{"title":"xsim.dir","children":[{"title":"pll_cfg_testbench_behav","children":[{"title":"xsimk.exe <span style='color:#111;'> 1.13MB </span>","children":null,"spread":false},{"title":"xsim.rlx <span style='color:#111;'> 937B </span>","children":null,"spread":false},{"title":"obj","children":[{"title":"xsim_1.win64.obj <span style='color:#111;'> 249.95KB </span>","children":null,"spread":false},{"title":"xsim_2.win64.obj <span style='color:#111;'> 52.50KB </span>","children":null,"spread":false},{"title":"xsim_0.win64.obj <span style='color:#111;'> 1.01MB </span>","children":null,"spread":false},{"title":"xsim_2.c <span style='color:#111;'> 69.47KB </span>","children":null,"spread":false}],"spread":false},{"title":"xsim.mem <span style='color:#111;'> 77.84KB </span>","children":null,"spread":false},{"title":"xsim.type <span style='color:#111;'> 24B </span>","children":null,"spread":false},{"title":"xsimkernel.log <span style='color:#111;'> 346B </span>","children":null,"spread":false},{"title":"xsim.xdbg <span style='color:#111;'> 439.37KB </span>","children":null,"spread":false},{"title":"xsim.dbg <span style='color:#111;'> 86.73KB </span>","children":null,"spread":false},{"title":"Compile_Options.txt <span style='color:#111;'> 277B </span>","children":null,"spread":false},{"title":"xsim.rtti <span style='color:#111;'> 490B </span>","children":null,"spread":false},{"title":"webtalk","children":[{"title":"xsim_webtalk.tcl <span style='color:#111;'> 3.86KB </span>","children":null,"spread":false},{"title":"usage_statistics_ext_xsim.wdm <span style='color:#111;'> 1.09KB </span>","children":null,"spread":false},{"title":".xsim_webtallk.info <span style='color:#111;'> 64B </span>","children":null,"spread":false},{"title":"usage_statistics_ext_xsim.html <span style='color:#111;'> 3.24KB </span>","children":null,"spread":false},{"title":"usage_statistics_ext_xsim.xml <span style='color:#111;'> 2.85KB </span>","children":null,"spread":false}],"spread":false},{"title":"TempBreakPointFile.txt <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"xsim.svtype <span style='color:#111;'> 116B </span>","children":null,"spread":false},{"title":"xsim.reloc <span style='color:#111;'> 44.52KB </span>","children":null,"spread":false},{"title":"xsimSettings.ini <span style='color:#111;'> 740B </span>","children":null,"spread":false},{"title":"xsimcrash.log <span style='color:#111;'> 0B </span>","children":null,"spread":false}],"spread":false},{"title":"xil_defaultlib","children":[{"title":"clk_wiz_pll_100m.sdb <span style='color:#111;'> 1.23KB </span>","children":null,"spread":false},{"title":"clock_mmcme2_drp.sdb <span style='color:#111;'> 49.08KB </span>","children":null,"spread":false},{"title":"pll_set.sdb <span style='color:#111;'> 8.17KB </span>","children":null,"spread":false},{"title":"pll.sdb <span style='color:#111;'> 3.62KB </span>","children":null,"spread":false},{"title":"pll_demo.sdb <span style='color:#111;'> 4.17KB </span>","children":null,"spread":false},{"title":"clk_wiz_pll_100m_clk_wiz.sdb <span style='color:#111;'> 5.02KB </span>","children":null,"spread":false},{"title":"pll_cfg_x1.sdb <span style='color:#111;'> 10.89KB </span>","children":null,"spread":false},{"title":"xil_defaultlib.rlx <span style='color:#111;'> 1.73KB </span>","children":null,"spread":false},{"title":"pll_cfg_testbench.sdb <span style='color:#111;'> 1.26KB </span>","children":null,"spread":false},{"title":"glbl.sdb <span style='color:#111;'> 3.61KB </span>","children":null,"spread":false}],"spread":false},{"title":"xsim.svtype <span style='color:#111;'> 8B </span>","children":null,"spread":false}],"spread":false},{"title":"pll_cfg_testbench_vlog.prj <span style='color:#111;'> 617B </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":false}],"spread":true},{"title":"pll_cfg_project_1.ip_user_files","children":[{"title":"README.txt <span style='color:#111;'> 130B </span>","children":null,"spread":false},{"title":"ip","children":[{"title":"clk_wiz_pll_100m","children":[{"title":"clk_wiz_pll_100m.veo <span style='color:#111;'> 3.64KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":false}],"spread":false}],"spread":true}],"spread":true}]