FM 调频波调制解调 FPGA Verilog 代码 Xilinx Vivado 工程

[{"title":"（ 21 个子文件 540KB ） FM 调频波调制解调 FPGA Verilog 代码 Xilinx Vivado 工程","children":[{"title":"fm_fir","children":[{"title":"lowpass_10k_30k_1m.coe <span style='color:#111;'> 736B </span>","children":null,"spread":false},{"title":"src","children":[{"title":"fm_modulation_dds.png <span style='color:#111;'> 172.95KB </span>","children":null,"spread":false},{"title":"03.png <span style='color:#111;'> 50.97KB </span>","children":null,"spread":false},{"title":"fm_modem_fir_testbench.v <span style='color:#111;'> 1.43KB </span>","children":null,"spread":false},{"title":"06.png <span style='color:#111;'> 77.66KB </span>","children":null,"spread":false},{"title":"fm_modulation_dds.v <span style='color:#111;'> 2.34KB </span>","children":null,"spread":false},{"title":"01.png <span style='color:#111;'> 43.35KB </span>","children":null,"spread":false},{"title":"fm_demodulation_fir.png <span style='color:#111;'> 64.42KB </span>","children":null,"spread":false},{"title":"05.png <span style='color:#111;'> 79.73KB </span>","children":null,"spread":false},{"title":"fm_demodulation_fir.v <span style='color:#111;'> 2.56KB </span>","children":null,"spread":false},{"title":"04.png <span style='color:#111;'> 40.40KB </span>","children":null,"spread":false},{"title":"fm_pin.xdc <span style='color:#111;'> 4.50KB </span>","children":null,"spread":false},{"title":"02.png <span style='color:#111;'> 47.08KB </span>","children":null,"spread":false}],"spread":false},{"title":"fm_fir_project","children":[{"title":"fm_modem_fir_testbench_behav.wcfg <span style='color:#111;'> 14.04KB </span>","children":null,"spread":false},{"title":"fm_fir_project.xpr <span style='color:#111;'> 14.75KB </span>","children":null,"spread":false},{"title":"fm_fir_project.srcs","children":[{"title":"sources_1","children":[{"title":"ip","children":[{"title":"dds_compiler_1m_4k","children":[{"title":"dds_compiler_1m_4k.xci <span style='color:#111;'> 34.58KB </span>","children":null,"spread":false},{"title":"dds_compiler_1m_4k.veo <span style='color:#111;'> 3.16KB </span>","children":null,"spread":false}],"spread":true},{"title":"fir_compiler_lowpass_10k_30k_1m","children":[{"title":"fir_compiler_lowpass_10k_30k_1m.veo <span style='color:#111;'> 3.44KB </span>","children":null,"spread":false},{"title":"fir_compiler_lowpass_10k_30k_1m.xci <span style='color:#111;'> 34.31KB </span>","children":null,"spread":false}],"spread":true},{"title":"dds_compiler_phase","children":[{"title":"dds_compiler_phase.veo <span style='color:#111;'> 3.42KB </span>","children":null,"spread":false},{"title":"dds_compiler_phase.xci <span style='color:#111;'> 34.77KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]