A_SATA_host_（HBA）_基于核心的_ Xilinx_FPGA-SATA-

[{"title":"（ 38 个子文件 1.57MB ） A_SATA_host_（HBA）_基于核心的_ Xilinx_FPGA-SATA-","children":[{"title":"FPGA-SATA-HBA-main","children":[{"title":"vivado_netfpgasume","children":[{"title":"fpga_top.xdc <span style='color:#111;'> 1.62KB </span>","children":null,"spread":false},{"title":"sata_netfpgasume.xpr <span style='color:#111;'> 12.13KB </span>","children":null,"spread":false}],"spread":true},{"title":"LICENSE <span style='color:#111;'> 34.98KB </span>","children":null,"spread":false},{"title":"RTL","children":[{"title":"IP","children":[{"title":"clk_wiz_0","children":[{"title":"clk_wiz_0.veo <span style='color:#111;'> 3.61KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.dcp <span style='color:#111;'> 9.70KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_sim_netlist.v <span style='color:#111;'> 7.32KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.v <span style='color:#111;'> 3.94KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.xdc <span style='color:#111;'> 2.63KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_board.xdc <span style='color:#111;'> 60B </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"clk_wiz_v6_0_changelog.txt <span style='color:#111;'> 7.85KB </span>","children":null,"spread":false}],"spread":true},{"title":"clk_wiz_0_sim_netlist.vhdl <span style='color:#111;'> 7.10KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_pll.vh <span style='color:#111;'> 18.39KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.xml <span style='color:#111;'> 285.10KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_stub.vhdl <span style='color:#111;'> 1.23KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_7s_mmcm.vh <span style='color:#111;'> 23.75KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_clk_wiz.v <span style='color:#111;'> 6.78KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_plus_mmcm.vh <span style='color:#111;'> 31.22KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_plus_pll.vh <span style='color:#111;'> 18.66KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_mmcm.vh <span style='color:#111;'> 23.74KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_ooc.xdc <span style='color:#111;'> 2.47KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_7s_pll.vh <span style='color:#111;'> 18.65KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_stub.v <span style='color:#111;'> 1.26KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.xci <span style='color:#111;'> 90.56KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"fpga_uart_sata_example","children":[{"title":"uart_tx.sv <span style='color:#111;'> 5.98KB </span>","children":null,"spread":false},{"title":"uart_rx.sv <span style='color:#111;'> 6.77KB </span>","children":null,"spread":false},{"title":"fpga_uart_sata_example_top.sv <span style='color:#111;'> 7.92KB </span>","children":null,"spread":false}],"spread":true},{"title":"sata_hba","children":[{"title":"sata_hba_top.sv <span style='color:#111;'> 13.58KB </span>","children":null,"spread":false},{"title":"sata_gth.sv <span style='color:#111;'> 73.24KB </span>","children":null,"spread":false},{"title":"sata_link_transport.sv <span style='color:#111;'> 40.23KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"figures","children":[{"title":"uart3.png <span style='color:#111;'> 17.13KB </span>","children":null,"spread":false},{"title":"connection3.png <span style='color:#111;'> 58.39KB </span>","children":null,"spread":false},{"title":"fpga_example.png <span style='color:#111;'> 12.23KB </span>","children":null,"spread":false},{"title":"connection2.png <span style='color:#111;'> 537.67KB </span>","children":null,"spread":false},{"title":"connection1.png <span style='color:#111;'> 654.20KB </span>","children":null,"spread":false},{"title":"uart2.png <span style='color:#111;'> 83.69KB </span>","children":null,"spread":false},{"title":"sata_arch.png <span style='color:#111;'> 49.96KB </span>","children":null,"spread":false},{"title":"uart1.png <span style='color:#111;'> 86.83KB </span>","children":null,"spread":false}],"spread":true},{"title":"README.md <span style='color:#111;'> 22.84KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]