Verilog HDL实现单精度浮点乘法器

[{"title":"（ 196 个子文件 7.18MB ） Verilog HDL实现单精度浮点乘法器","children":[{"title":"Mult_Float_6_1200mv_85c_vhd_slow.sdo <span style='color:#111;'> 616.88KB </span>","children":null,"spread":false},{"title":"Mult_Float_run_msim_rtl_verilog.do.bak5 <span style='color:#111;'> 665B </span>","children":null,"spread":false},{"title":"Mult_Float_vhd.sdo <span style='color:#111;'> 616.88KB </span>","children":null,"spread":false},{"title":"Mult_Float_6_1200mv_0c_v_slow.sdo <span style='color:#111;'> 647.02KB </span>","children":null,"spread":false},{"title":"Mult_Float_min_1200mv_0c_v_fast.sdo <span style='color:#111;'> 637.37KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]