[{"title":"( 7 个子文件 668KB ) 基于verilog的DDS设计","children":[{"title":"lab 3","children":[{"title":"我是大作业论文.doc <span style='color:#111;'> 712.50KB </span>","children":null,"spread":false},{"title":"data_x3.txt <span style='color:#111;'> 1.00KB </span>","children":null,"spread":false},{"title":"data_x2.txt <span style='color:#111;'> 1.18KB </span>","children":null,"spread":false},{"title":"DDS原理.doc <span style='color:#111;'> 94.00KB </span>","children":null,"spread":false},{"title":"add-choose.v <span style='color:#111;'> 543B </span>","children":null,"spread":false},{"title":"add-choosetext.v <span style='color:#111;'> 1.11KB </span>","children":null,"spread":false},{"title":"data_x1.txt <span style='color:#111;'> 1.15KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]