华中科技大学计算机组成原理PPT .zip

上传者: 40802825 | 上传时间: 2021-08-04 12:35:53 | 文件大小: 68.21MB | 文件类型: ZIP
华中科技大学计算机组成原理PPT 和硬件设计ppt。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。

文件下载

资源详情

[{"title":"( 96 个子文件 68.21MB ) 华中科技大学计算机组成原理PPT .zip","children":[{"title":"计算机组成","children":[{"title":".DS_Store <span style='color:#111;'> 10.00KB </span>","children":null,"spread":false},{"title":"华科计算机组成原理","children":[{"title":"5.1 指令系统概述及指令格式 PDF.pdf <span style='color:#111;'> 395.17KB </span>","children":null,"spread":false},{"title":"TLB PDF.pdf <span style='color:#111;'> 392.48KB </span>","children":null,"spread":false},{"title":"补码一位乘法 PDF.pdf <span style='color:#111;'> 427.52KB </span>","children":null,"spread":false},{"title":"1.课件.pdf <span style='color:#111;'> 2.53MB </span>","children":null,"spread":false},{"title":"6.13 单周期MIPS CPU(1).pdf <span style='color:#111;'> 1.22MB </span>","children":null,"spread":false},{"title":"动态存储器工作原理 PDF.pdf <span style='color:#111;'> 796.14KB </span>","children":null,"spread":false},{"title":"输入输出方式课件.pdf <span style='color:#111;'> 459.53KB </span>","children":null,"spread":false},{"title":".DS_Store <span style='color:#111;'> 10.00KB </span>","children":null,"spread":false},{"title":"CRC校验及其实现 课件.pdf <span style='color:#111;'> 859.14KB </span>","children":null,"spread":false},{"title":"5.6 MIPS指令详解 pdf.pdf <span style='color:#111;'> 427.96KB </span>","children":null,"spread":false},{"title":"6.8 硬布线控制器设计(2).pdf <span style='color:#111;'> 1.20MB </span>","children":null,"spread":false},{"title":"相联存储器 PDF.pdf <span style='color:#111;'> 509.68KB </span>","children":null,"spread":false},{"title":"静态存储器工作原理 PPT.pdf <span style='color:#111;'> 714.31KB </span>","children":null,"spread":false},{"title":"总线性能和总线事务课件.pdf <span style='color:#111;'> 347.70KB </span>","children":null,"spread":false},{"title":"Cache地址映射与变换方法 PDF.pdf <span style='color:#111;'> 1.10MB </span>","children":null,"spread":false},{"title":"6.10 微程序控制器.pdf <span style='color:#111;'> 1.26MB </span>","children":null,"spread":false},{"title":"6.11 微程序设计.pdf <span style='color:#111;'> 1.41MB </span>","children":null,"spread":false},{"title":"输入输出接口概述课件.pdf <span style='color:#111;'> 575.56KB </span>","children":null,"spread":false},{"title":"课件.pdf <span style='color:#111;'> 1.08MB </span>","children":null,"spread":false},{"title":"数据校验的基本原理 课件.pdf <span style='color:#111;'> 393.52KB </span>","children":null,"spread":false},{"title":"RAID PDF.pdf <span style='color:#111;'> 863.05KB </span>","children":null,"spread":false},{"title":"6.12 微指令格式.pdf <span style='color:#111;'> 1.41MB </span>","children":null,"spread":false},{"title":"存储扩展 ppt.pdf <span style='color:#111;'> 484.39KB </span>","children":null,"spread":false},{"title":"5.4 指令格式设计 pdf.pdf <span style='color:#111;'> 265.09KB </span>","children":null,"spread":false},{"title":"6.15 多周期MIPS CPU数据通路1.pdf <span style='color:#111;'> 1000.48KB </span>","children":null,"spread":false},{"title":"总线标准课件.pdf <span style='color:#111;'> 1.84MB </span>","children":null,"spread":false},{"title":"5.3 操作数寻址方式 视频 pdf.pdf <span style='color:#111;'> 965.06KB </span>","children":null,"spread":false},{"title":"乘法运算器设计 PDF.pdf <span style='color:#111;'> 884.33KB </span>","children":null,"spread":false},{"title":"5.2 寻址方式及指令寻址 pdf.pdf <span style='color:#111;'> 596.23KB </span>","children":null,"spread":false},{"title":"6.7 总线结构与CPU指令周期(2).pdf <span style='color:#111;'> 1.19MB </span>","children":null,"spread":false},{"title":"总线仲裁和数据传输方式课件.pdf <span style='color:#111;'> 632.52KB </span>","children":null,"spread":false},{"title":"机器数及特点课件.pdf <span style='color:#111;'> 810.75KB </span>","children":null,"spread":false},{"title":"DMA方式课件.pdf <span style='color:#111;'> 701.35KB </span>","children":null,"spread":false},{"title":"6.6 总线结构与CPU指令周期(1).pdf <span style='color:#111;'> 1.16MB </span>","children":null,"spread":false},{"title":"定点数补码加、减运算器设计 PPT.pdf <span style='color:#111;'> 445.90KB </span>","children":null,"spread":false},{"title":"6.14 单周期MIPS CPU(2).pdf <span style='color:#111;'> 1.26MB </span>","children":null,"spread":false},{"title":"定点数运算及溢出检测 PPT.pdf <span style='color:#111;'> 320.53KB </span>","children":null,"spread":false},{"title":"原码一位乘法 PDF.pdf <span style='color:#111;'> 348.26KB </span>","children":null,"spread":false},{"title":"6.5 指令周期.pdf <span style='color:#111;'> 1.06MB </span>","children":null,"spread":false},{"title":"奇偶校验 课件.pdf <span style='color:#111;'> 898.61KB </span>","children":null,"spread":false},{"title":"6.17 CPU设计实验.pdf <span style='color:#111;'> 1.30MB </span>","children":null,"spread":false},{"title":"主存中的数据组织 PPT.pdf <span style='color:#111;'> 425.17KB </span>","children":null,"spread":false},{"title":"存储系统层次结构 PPT.pdf <span style='color:#111;'> 1.17MB </span>","children":null,"spread":false},{"title":"5.5 MIPS指令概述 pdf.pdf <span style='color:#111;'> 485.04KB </span>","children":null,"spread":false},{"title":"高速缓冲存储器例题选讲 PDF.pdf <span style='color:#111;'> 388.83KB </span>","children":null,"spread":false},{"title":"中断请求与响应课件.pdf <span style='color:#111;'> 740.29KB </span>","children":null,"spread":false},{"title":"6.8 硬布线控制器设计(1).pdf <span style='color:#111;'> 1.30MB </span>","children":null,"spread":false},{"title":"6.3 数据通路与总线系统结构.pdf <span style='color:#111;'> 1.00MB </span>","children":null,"spread":false},{"title":"替换算法 PDF.pdf <span style='color:#111;'> 331.53KB </span>","children":null,"spread":false},{"title":"系统总线的特性及应用课件.pdf <span style='color:#111;'> 1.17MB </span>","children":null,"spread":false},{"title":"6.1 CPU组成与功能.pdf <span style='color:#111;'> 1003.36KB </span>","children":null,"spread":false},{"title":"总线连接方式课件.pdf <span style='color:#111;'> 458.12KB </span>","children":null,"spread":false},{"title":"虚拟存储器 PDF.pdf <span style='color:#111;'> 535.67KB </span>","children":null,"spread":false},{"title":"Cache 的 基本原理 PDF.pdf <span style='color:#111;'> 616.56KB </span>","children":null,"spread":false},{"title":"定点与浮点数据表示课件.pdf <span style='color:#111;'> 644.18KB </span>","children":null,"spread":false},{"title":"6.2 数据通路.pdf <span style='color:#111;'> 1.13MB </span>","children":null,"spread":false},{"title":"6.16 多周期MIPS CPU数据通路2.pdf <span style='color:#111;'> 982.24KB </span>","children":null,"spread":false},{"title":"6.4 数据通路实例.pdf <span style='color:#111;'> 1.22MB </span>","children":null,"spread":false},{"title":"浮点数加减运算 PDF.pdf <span style='color:#111;'> 622.42KB </span>","children":null,"spread":false},{"title":"海明校验及其实现 课件.pdf <span style='color:#111;'> 437.31KB </span>","children":null,"spread":false},{"title":"定点数除法 PDF.pdf <span style='color:#111;'> 691.48KB </span>","children":null,"spread":false}],"spread":false},{"title":"实践ppt","children":[{"title":"5.2 汉字字库存储扩展实验 pdf.pdf <span style='color:#111;'> 690.12KB </span>","children":null,"spread":false},{"title":"多周期MIPS CPU硬布线控制器设计.pdf <span style='color:#111;'> 972.89KB </span>","children":null,"spread":false},{"title":"多周期MIPS CPU微程序控制器设计.pdf <span style='color:#111;'> 1.04MB </span>","children":null,"spread":false},{"title":"6.1\t单周期MIPS架构-1.pdf <span style='color:#111;'> 849.08KB </span>","children":null,"spread":false},{"title":"海明编码设计实验.pdf <span style='color:#111;'> 1.15MB </span>","children":null,"spread":false},{"title":"5.4\tMIPS寄存器文件设计 pdf.pdf <span style='color:#111;'> 775.82KB </span>","children":null,"spread":false},{"title":"5.5.1 直接相联映射cache逻辑实现.pdf <span style='color:#111;'> 475.31KB </span>","children":null,"spread":false},{"title":"5.6 硬件cache机制设计设计实验 pdf.pdf <span style='color:#111;'> 1.15MB </span>","children":null,"spread":false},{"title":"汉字编码实验.pdf <span style='color:#111;'> 951.43KB </span>","children":null,"spread":false},{"title":"单周期MIPS CPU设计(8条指令).pdf <span style='color:#111;'> 962.63KB </span>","children":null,"spread":false},{"title":"4.4.3 乘法流水线.pdf <span style='color:#111;'> 955.62KB </span>","children":null,"spread":false},{"title":"4.1\t运算器实验基本框架.pdf <span style='color:#111;'> 366.85KB </span>","children":null,"spread":false},{"title":"5.5.3 组相联映射cache逻辑实现.pdf <span style='color:#111;'> 544.90KB </span>","children":null,"spread":false},{"title":"5.3\tMIPS RAM设计 pdf.pdf <span style='color:#111;'> 895.51KB </span>","children":null,"spread":false},{"title":"6.1\t单周期MIPS架构-2.pdf <span style='color:#111;'> 819.24KB </span>","children":null,"spread":false},{"title":"4.6 补码一位乘法器设计.pdf <span style='color:#111;'> 567.13KB </span>","children":null,"spread":false},{"title":"6.2\t多周期MIPS架构-1.pdf <span style='color:#111;'> 384.32KB </span>","children":null,"spread":false},{"title":"理想指令流水线设计(pdf).pdf <span style='color:#111;'> 671.07KB </span>","children":null,"spread":false},{"title":"流水线重定向处理.pdf <span style='color:#111;'> 610.44KB </span>","children":null,"spread":false},{"title":"4.2\t快速加法器实验.pdf <span style='color:#111;'> 676.78KB </span>","children":null,"spread":false},{"title":"流水线分支相关处理.pdf <span style='color:#111;'> 872.03KB </span>","children":null,"spread":false},{"title":"编码流水传输实验.pdf <span style='color:#111;'> 1.59MB </span>","children":null,"spread":false},{"title":"4.5 原码一位乘法器设计.pdf <span style='color:#111;'> 592.13KB </span>","children":null,"spread":false},{"title":"4.4.4 阵列乘法器设计实验.pdf <span style='color:#111;'> 671.16KB </span>","children":null,"spread":false},{"title":"CRC编码设计实验.pdf <span style='color:#111;'> 1.56MB </span>","children":null,"spread":false},{"title":"4.4.1 阵列乘法器原理.pdf <span style='color:#111;'> 851.26KB </span>","children":null,"spread":false},{"title":"6.2\t多周期MIPS架构-2.pdf <span style='color:#111;'> 359.94KB </span>","children":null,"spread":false},{"title":"流水线数据相关处理.pdf <span style='color:#111;'> 970.21KB </span>","children":null,"spread":false},{"title":"5.1 存储系统实验框架 pdf.pdf <span style='color:#111;'> 356.02KB </span>","children":null,"spread":false},{"title":"指令流水线基本概念(pdf).pdf <span style='color:#111;'> 936.55KB </span>","children":null,"spread":false},{"title":"流水线高级调试技巧.pdf <span style='color:#111;'> 610.44KB </span>","children":null,"spread":false},{"title":"4.4.2 阵列乘法器性能分析.pdf <span style='color:#111;'> 772.76KB </span>","children":null,"spread":false},{"title":"4.3.1 32位ALU设计实验.pdf <span style='color:#111;'> 933.67KB </span>","children":null,"spread":false},{"title":"5.5.2 全相联映射cache逻辑实现.pdf <span style='color:#111;'> 466.18KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明