基于verilogHDL的PCIE接口设计以及Modelsim仿真.7z

[{"title":"（ 188 个子文件 1.78MB ） 基于verilogHDL的PCIE接口设计以及Modelsim仿真.7z","children":[{"title":"xilinx_pcie_2_1_ep_7x.prj <span style='color:#111;'> 1.73KB </span>","children":null,"spread":false},{"title":"pcie_7x_v1_9_rxeq_scan.v <span style='color:#111;'> 14.20KB </span>","children":null,"spread":false},{"title":"coregen.cgp <span style='color:#111;'> 237B </span>","children":null,"spread":false},{"title":"pcie_7x_v1_9_rxeq_scan.v <span style='color:#111;'> 14.20KB </span>","children":null,"spread":false},{"title":"pcie_7x_v1_9_qpll_wrapper.v <span style='color:#111;'> 28.82KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]