verilog写的奇偶分频器、半整数分频器和DDS的任意分频器

[{"title":"（ 227 个子文件 5.29MB ） verilog写的奇偶分频器、半整数分频器和DDS的任意分频器","children":[{"title":"divider_odd.v <span style='color:#111;'> 1.50KB </span>","children":null,"spread":false},{"title":"divider_even.ptwx <span style='color:#111;'> 16.89KB </span>","children":null,"spread":false},{"title":"divider_even_summary.html <span style='color:#111;'> 16.13KB </span>","children":null,"spread":false},{"title":"work.sdbl <span style='color:#111;'> 3.40KB </span>","children":null,"spread":false},{"title":"work.sdbx <span style='color:#111;'> 74B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]