Verilog中高级加密标准算法的硬件实现_Verilog_代码_下载

[{"title":"（ 14 个子文件 2.59MB ） Verilog中高级加密标准算法的硬件实现_Verilog_代码_下载\n\n","children":[{"title":"Hardware-Implementation-of-AES-Verilog-master","children":[{"title":"AES Report.pdf <span style='color:#111;'> 2.81MB </span>","children":null,"spread":false},{"title":"AES-128-Bit-Verilog","children":[{"title":"mixcolumn.v <span style='color:#111;'> 1.80KB </span>","children":null,"spread":false},{"title":"shiftrow.v <span style='color:#111;'> 769B </span>","children":null,"spread":false},{"title":"rounds.v <span style='color:#111;'> 361B </span>","children":null,"spread":false},{"title":"sbox.v <span style='color:#111;'> 5.42KB </span>","children":null,"spread":false},{"title":"subbytes.v <span style='color:#111;'> 909B </span>","children":null,"spread":false},{"title":"KeyGeneration.v <span style='color:#111;'> 1.32KB </span>","children":null,"spread":false},{"title":"rounndlast.v <span style='color:#111;'> 321B </span>","children":null,"spread":false},{"title":"Readme <span style='color:#111;'> 6B </span>","children":null,"spread":false},{"title":"aescipher.v <span style='color:#111;'> 1.41KB </span>","children":null,"spread":false},{"title":"fpga.ucf <span style='color:#111;'> 267B </span>","children":null,"spread":false},{"title":"AES_TOP.v <span style='color:#111;'> 315B </span>","children":null,"spread":false},{"title":"AES_TB.v <span style='color:#111;'> 380B </span>","children":null,"spread":false}],"spread":false},{"title":"README.md <span style='color:#111;'> 108B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]