[{"title":"( 114 个子文件 3.72MB ) 基于verilog的fpga数字钟","children":[{"title":"Template.jdi <span style='color:#111;'> 227B </span>","children":null,"spread":false},{"title":"Template.done <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"Template.map.smsg <span style='color:#111;'> 2.81KB </span>","children":null,"spread":false},{"title":"Template.eda.rpt <span style='color:#111;'> 7.92KB </span>","children":null,"spread":false},{"title":"Template.fit.rpt <span style='color:#111;'> 284.36KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]