基于FPGA的数字时钟设计

[{"title":"（ 152 个子文件 1.36MB ） 基于FPGA的数字时钟设计","children":[{"title":"clock.asm.rpt <span style='color:#111;'> 7.54KB </span>","children":null,"spread":false},{"title":"ledsim.mpf <span style='color:#111;'> 22.01KB </span>","children":null,"spread":false},{"title":"clock.fit.rpt <span style='color:#111;'> 162.59KB </span>","children":null,"spread":false},{"title":"weixuan.v <span style='color:#111;'> 1.65KB </span>","children":null,"spread":false},{"title":"clock.map.summary <span style='color:#111;'> 671B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]