[{"title":"( 3 个子文件 4KB ) 基于FPGA的并行DDS设计","children":[{"title":"8并行DDS","children":[{"title":"DDS_8ch_sim.m <span style='color:#111;'> 3.29KB </span>","children":null,"spread":false},{"title":"DDS_data_8CH.v <span style='color:#111;'> 15.82KB </span>","children":null,"spread":false},{"title":"test_sim.v <span style='color:#111;'> 5.61KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]