[{"title":"( 5 个子文件 1KB ) 使用Verilog编写的由半加器构成的16位全加器","children":[{"title":"adder1.v <span style='color:#111;'> 471B </span>","children":null,"spread":false},{"title":"adder4.v <span style='color:#111;'> 662B </span>","children":null,"spread":false},{"title":"or_gate.v <span style='color:#111;'> 128B </span>","children":null,"spread":false},{"title":"adder16.v <span style='color:#111;'> 768B </span>","children":null,"spread":false},{"title":"adder_half.v <span style='color:#111;'> 194B </span>","children":null,"spread":false}],"spread":true}]