ZYNQ使用AXI40-HP协议读DDR数据修改后的IP核.zip

[{"title":"（ 43 个子文件 28.22MB ） ZYNQ使用AXI40-HP协议读DDR数据修改后的IP核.zip","children":[{"title":"ip_repo","children":[{"title":"edit_AXI4_v1_0.cache","children":[{"title":"wt","children":[{"title":"webtalk_pa.xml <span style='color:#111;'> 2.45KB </span>","children":null,"spread":false},{"title":"project.wpc <span style='color:#111;'> 61B </span>","children":null,"spread":false},{"title":"gui_handlers.wdf <span style='color:#111;'> 1.74KB </span>","children":null,"spread":false},{"title":"java_command_handlers.wdf <span style='color:#111;'> 156B </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"edit_AXI4_v1_0.hw","children":[{"title":"edit_AXI4_v1_0.lpr <span style='color:#111;'> 290B </span>","children":null,"spread":false}],"spread":true},{"title":"edit_AXI4_v1_0.xpr <span style='color:#111;'> 9.47KB </span>","children":null,"spread":false},{"title":"edit_AXI4_v1_0.ip_user_files","children":null,"spread":false},{"title":"edit_AXI4_v1_0.sim","children":null,"spread":false},{"title":"AXI4_1.0","children":[{"title":"hdl","children":[{"title":"AXI4_v1_0.v <span style='color:#111;'> 5.81KB </span>","children":null,"spread":false},{"title":"AXI4_v1_0_M00_AXI.v <span style='color:#111;'> 61.17KB </span>","children":null,"spread":false}],"spread":true},{"title":"xgui","children":[{"title":"AXI4_read_v1_0.tcl <span style='color:#111;'> 9.20KB </span>","children":null,"spread":false},{"title":"AXI4_v1_0.tcl <span style='color:#111;'> 9.20KB </span>","children":null,"spread":false}],"spread":true},{"title":"src","children":[{"title":"fifo_generator_1","children":[{"title":"hdl","children":[{"title":"fifo_generator_v13_2_vhsyn_rfs.vhd <span style='color:#111;'> 2.34MB </span>","children":null,"spread":false},{"title":"blk_mem_gen_v8_4_vhsyn_rfs.vhd <span style='color:#111;'> 14.18MB </span>","children":null,"spread":false},{"title":"fifo_generator_v13_2_rfs.vhd <span style='color:#111;'> 1.38MB </span>","children":null,"spread":false},{"title":"fifo_generator_v13_2_rfs.v <span style='color:#111;'> 582.13KB </span>","children":null,"spread":false}],"spread":true},{"title":"fifo_generator_1.vho <span style='color:#111;'> 3.46KB </span>","children":null,"spread":false},{"title":"fifo_generator_1.xml <span style='color:#111;'> 590.93KB </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"fifo_generator_1.v <span style='color:#111;'> 14.59KB </span>","children":null,"spread":false}],"spread":false},{"title":"fifo_generator_1.xci <span style='color:#111;'> 72.01KB </span>","children":null,"spread":false},{"title":"fifo_generator_1.veo <span style='color:#111;'> 3.25KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"fifo_generator_v13_2_changelog.txt <span style='color:#111;'> 10.74KB </span>","children":null,"spread":false}],"spread":false},{"title":"fifo_generator_1.xdc <span style='color:#111;'> 2.62KB </span>","children":null,"spread":false},{"title":"simulation","children":[{"title":"fifo_generator_vlog_beh.v <span style='color:#111;'> 441.59KB </span>","children":null,"spread":false}],"spread":false},{"title":"synth","children":[{"title":"fifo_generator_1.vhd <span style='color:#111;'> 38.18KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"fifo_generator_0","children":[{"title":"hdl","children":[{"title":"fifo_generator_v13_2_vhsyn_rfs.vhd <span style='color:#111;'> 2.34MB </span>","children":null,"spread":false},{"title":"blk_mem_gen_v8_4_vhsyn_rfs.vhd <span style='color:#111;'> 14.18MB </span>","children":null,"spread":false},{"title":"fifo_generator_v13_2_rfs.vhd <span style='color:#111;'> 1.38MB </span>","children":null,"spread":false},{"title":"fifo_generator_v13_2_rfs.v <span style='color:#111;'> 582.13KB </span>","children":null,"spread":false}],"spread":true},{"title":"fifo_generator_0.xdc <span style='color:#111;'> 2.62KB </span>","children":null,"spread":false},{"title":"fifo_generator_0.veo <span style='color:#111;'> 3.25KB </span>","children":null,"spread":false},{"title":"fifo_generator_0.xci <span style='color:#111;'> 72.01KB </span>","children":null,"spread":false},{"title":"fifo_generator_0.vho <span style='color:#111;'> 3.46KB </span>","children":null,"spread":false},{"title":"fifo_generator_0_ooc.xdc <span style='color:#111;'> 2.39KB </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"fifo_generator_0.v <span style='color:#111;'> 14.59KB </span>","children":null,"spread":false}],"spread":false},{"title":"doc","children":[{"title":"fifo_generator_v13_2_changelog.txt <span style='color:#111;'> 10.74KB </span>","children":null,"spread":false}],"spread":false},{"title":"simulation","children":[{"title":"fifo_generator_vlog_beh.v <span style='color:#111;'> 441.59KB </span>","children":null,"spread":false}],"spread":false},{"title":"synth","children":[{"title":"fifo_generator_0.vhd <span style='color:#111;'> 38.19KB </span>","children":null,"spread":false}],"spread":false},{"title":"fifo_generator_0.xml <span style='color:#111;'> 591.73KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"bd","children":[{"title":"bd.tcl <span style='color:#111;'> 7.65KB </span>","children":null,"spread":false}],"spread":true},{"title":"component.xml <span style='color:#111;'> 118.46KB </span>","children":null,"spread":false},{"title":"example_designs","children":[{"title":"bfm_design","children":[{"title":"design.tcl <span style='color:#111;'> 4.12KB </span>","children":null,"spread":false},{"title":"AXI4_v1_0_tb.sv <span style='color:#111;'> 3.50KB </span>","children":null,"spread":false}],"spread":true},{"title":"debug_hw_design","children":[{"title":"AXI4_v1_0_hw_test.tcl <span style='color:#111;'> 3.40KB </span>","children":null,"spread":false},{"title":"design.tcl <span style='color:#111;'> 10.17KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]