[{"title":"( 22 个子文件 16.7MB ) FPGA基础入门-DDR2读写工程文件","children":[{"title":"ddr2","children":[{"title":"ddr2.xpr <span style='color:#111;'> 14.21KB </span>","children":null,"spread":false},{"title":"ddr2.srcs","children":[{"title":"sources_1","children":[{"title":"ip","children":[{"title":"clk_wiz_0","children":[{"title":"clk_wiz_0.xci <span style='color:#111;'> 91.20KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_sim_netlist.v <span style='color:#111;'> 7.27KB </span>","children":null,"spread":false}],"spread":true},{"title":"mig_7series_0","children":[{"title":"mig_7series_0_sim_netlist.v <span style='color:#111;'> 3.35MB </span>","children":null,"spread":false},{"title":"mig_7series_0.xci <span style='color:#111;'> 362.15KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"ddr2.runs","children":[{"title":"impl_1","children":[{"title":"ddr2.ltx <span style='color:#111;'> 55.57KB </span>","children":null,"spread":false},{"title":"ddr2.bit <span style='color:#111;'> 3.65MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"sim","children":[{"title":"glbl.v <span style='color:#111;'> 1.44KB </span>","children":null,"spread":false},{"title":"modelsim.ini <span style='color:#111;'> 93.77KB </span>","children":null,"spread":false},{"title":"mig_7series_0_sim_netlist.v <span style='color:#111;'> 3.35MB </span>","children":null,"spread":false},{"title":"sim.do <span style='color:#111;'> 308B </span>","children":null,"spread":false},{"title":"tb_ddr2.v <span style='color:#111;'> 2.31KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_sim_netlist.v <span style='color:#111;'> 7.27KB </span>","children":null,"spread":false},{"title":"wave.do <span style='color:#111;'> 2.45KB </span>","children":null,"spread":false},{"title":"ddr2_model_parameters.vh <span style='color:#111;'> 111.55KB </span>","children":null,"spread":false},{"title":"ddr2_model.v <span style='color:#111;'> 112.41KB </span>","children":null,"spread":false}],"spread":true},{"title":"1Gb_DDR2.pdf <span style='color:#111;'> 2.16MB </span>","children":null,"spread":false},{"title":"src","children":[{"title":"ddr2.xdc <span style='color:#111;'> 9.66KB </span>","children":null,"spread":false},{"title":"ddr2.v <span style='color:#111;'> 10.63KB </span>","children":null,"spread":false},{"title":"Nexys4DDRmemorypinout.ucf <span style='color:#111;'> 6.11KB </span>","children":null,"spread":false}],"spread":true},{"title":"ug586_7Series_MIS.pdf <span style='color:#111;'> 18.40MB </span>","children":null,"spread":false},{"title":"nexys4ddr_rm.pdf <span style='color:#111;'> 1.88MB </span>","children":null,"spread":false}],"spread":true}]