IIRtest.rar_VHDL/FPGA/Verilog_VHDL_源码

[{"title":"（ 203 个子文件 42.72MB ） IIRtest.rar_VHDL/FPGA/Verilog_VHDL_源码","children":[{"title":"用ModelSimSE进行功能仿真和时序仿真的方法（ALTERA篇）.pdf <span style='color:#111;'> 882.53KB </span>","children":null,"spread":false},{"title":"在ModelSimSE中添加ALTERA仿真库的详细步骤.pdf <span style='color:#111;'> 216.46KB </span>","children":null,"spread":false},{"title":"初学ModelSimSE时被迷糊了几天的若干概念.pdf <span style='color:#111;'> 203.78KB </span>","children":null,"spread":false},{"title":"butterworth_iir.v <span style='color:#111;'> 2.71KB </span>","children":null,"spread":false},{"title":"IIRtest.fit.summary <span style='color:#111;'> 599B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]