verilog代码解析脚本

[{"title":"（ 8 个子文件 38KB ） verilog代码解析脚本","children":[{"title":"rvp_test.pl <span style='color:#111;'> 2.71KB </span>","children":null,"spread":false},{"title":"rvp.pod.html <span style='color:#111;'> 26.93KB </span>","children":null,"spread":false},{"title":"rvp.pm <span style='color:#111;'> 132.01KB </span>","children":null,"spread":false},{"title":"synth_make.pl <span style='color:#111;'> 4.86KB </span>","children":null,"spread":false},{"title":"LICENCE.TXT <span style='color:#111;'> 2.83KB </span>","children":null,"spread":false},{"title":"hier_print.pl <span style='color:#111;'> 2.36KB </span>","children":null,"spread":false},{"title":"strip_comments.pl <span style='color:#111;'> 229B </span>","children":null,"spread":false},{"title":"simple_hier_print.pl <span style='color:#111;'> 1.42KB </span>","children":null,"spread":false}],"spread":true}]