USB通信使用CY7C68013slavefifo 模式的通信官方源代码，verilog

[{"title":"（ 609 个子文件 3.5MB ） USB通信使用CY7C68013slavefifo 模式的通信官方源代码，verilog","children":[{"title":"work.vdbl <span style='color:#111;'> 19.53KB </span>","children":null,"spread":false},{"title":"work.vdbx <span style='color:#111;'> 118B </span>","children":null,"spread":false},{"title":"fx2lp_slaveFIFO2b_streamOUT_fpga_top_map.ngm <span style='color:#111;'> 32.13KB </span>","children":null,"spread":false},{"title":"fx2lp_slaveFIFO2b_streamOUT_fpga_top.xpi <span style='color:#111;'> 46B </span>","children":null,"spread":false},{"title":"fx2lp_slaveFIFO2b_streamOUT_fpga_top.ngd <span style='color:#111;'> 16.22KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]