sata phy层的verilog源码

[{"title":"（ 13 个子文件 378KB ） sata phy层的verilog源码","children":[{"title":"sata_phy","children":[{"title":"trunk","children":[{"title":"hdl","children":[{"title":"det_pos_edge.v <span style='color:#111;'> 1.34KB </span>","children":null,"spread":false},{"title":"sata_phy_host_ctrl_x6series.v <span style='color:#111;'> 16.94KB </span>","children":null,"spread":false},{"title":"sata_constants.v <span style='color:#111;'> 779B </span>","children":null,"spread":false},{"title":"sata_phy_top_x6series.v <span style='color:#111;'> 13.59KB </span>","children":null,"spread":false},{"title":"sata_phy_top_x6series_tb.v <span style='color:#111;'> 16.52KB </span>","children":null,"spread":false},{"title":"glbl.v <span style='color:#111;'> 1.13KB </span>","children":null,"spread":false},{"title":"sata_s6_sata1_gtp_tile.v <span style='color:#111;'> 37.51KB </span>","children":null,"spread":false},{"title":"axis_fifo_36W_16D.v <span style='color:#111;'> 13.85KB </span>","children":null,"spread":false},{"title":"axis_fifo_40W_16D.v <span style='color:#111;'> 13.85KB </span>","children":null,"spread":false},{"title":"sata_s6_sata1_gtp.v <span style='color:#111;'> 16.61KB </span>","children":null,"spread":false},{"title":"sata_phy_dev_ctrl_x6series.v <span style='color:#111;'> 13.74KB </span>","children":null,"spread":false},{"title":"mux.v <span style='color:#111;'> 2.37KB </span>","children":null,"spread":false}],"spread":false},{"title":"doc","children":[{"title":"SATA PHY Design Manual v1_0.pdf <span style='color:#111;'> 375.39KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"tags","children":null,"spread":false},{"title":"branches","children":null,"spread":false}],"spread":true}],"spread":true}]