static_pipeline_mips54cpu.zip

上传者: matsurifubuki | 上传时间: 2021-05-12 09:03:34 | 文件大小: 304KB | 文件类型: ZIP
该资源可以实现一个54条cpu的静态流水线,用的是verilog语言

文件下载

资源详情

[{"title":"( 60 个子文件 304KB ) static_pipeline_mips54cpu.zip","children":[{"title":"constrs_1","children":[{"title":"new","children":[{"title":"pipe.xdc <span style='color:#111;'> 1.88KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"3.coe <span style='color:#111;'> 1.11KB </span>","children":null,"spread":false},{"title":"sources_1","children":[{"title":"new","children":[{"title":"regfile.v <span style='color:#111;'> 1.30KB </span>","children":null,"spread":false},{"title":"TOP.v <span style='color:#111;'> 359B </span>","children":null,"spread":false},{"title":"hilo_reg.v <span style='color:#111;'> 435B </span>","children":null,"spread":false},{"title":"div.v <span style='color:#111;'> 3.09KB </span>","children":null,"spread":false},{"title":"pc_reg.v <span style='color:#111;'> 852B </span>","children":null,"spread":false},{"title":"id.v <span style='color:#111;'> 27.39KB </span>","children":null,"spread":false},{"title":"mem_wb.v <span style='color:#111;'> 2.24KB </span>","children":null,"spread":false},{"title":"data_ram.v <span style='color:#111;'> 1.52KB </span>","children":null,"spread":false},{"title":"ex.v <span style='color:#111;'> 14.93KB </span>","children":null,"spread":false},{"title":"id_ex.v <span style='color:#111;'> 2.39KB </span>","children":null,"spread":false},{"title":"ctrl.v <span style='color:#111;'> 1.31KB </span>","children":null,"spread":false},{"title":"ex_mem.v <span style='color:#111;'> 4.48KB </span>","children":null,"spread":false},{"title":"mips.v <span style='color:#111;'> 11.96KB </span>","children":null,"spread":false},{"title":"TOP_tb.v <span style='color:#111;'> 298B </span>","children":null,"spread":false},{"title":"seg7x16.v <span style='color:#111;'> 2.23KB </span>","children":null,"spread":false},{"title":"if_id.v <span style='color:#111;'> 670B </span>","children":null,"spread":false},{"title":"mem.v <span style='color:#111;'> 11.78KB </span>","children":null,"spread":false},{"title":"inst_rom.v <span style='color:#111;'> 304B </span>","children":null,"spread":false},{"title":"mips_sopc.v <span style='color:#111;'> 935B </span>","children":null,"spread":false}],"spread":false},{"title":"ip","children":[{"title":"IMEM","children":[{"title":"dist_mem_gen_v8_0_10","children":[{"title":"hdl","children":[{"title":"dist_mem_gen_v8_0.vhd <span style='color:#111;'> 17.31KB </span>","children":null,"spread":false},{"title":"dist_mem_gen_v8_0_vhsyn_rfs.vhd <span style='color:#111;'> 169.08KB </span>","children":null,"spread":false}],"spread":true},{"title":"simulation","children":[{"title":"dist_mem_gen_v8_0.v <span style='color:#111;'> 16.06KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"IMEM.xci <span style='color:#111;'> 11.13KB </span>","children":null,"spread":false},{"title":"IMEM.dcp <span style='color:#111;'> 36.88KB </span>","children":null,"spread":false},{"title":"IMEM.veo <span style='color:#111;'> 2.84KB </span>","children":null,"spread":false},{"title":"IMEM.xml <span style='color:#111;'> 53.61KB </span>","children":null,"spread":false},{"title":"IMEM_sim_netlist.v <span style='color:#111;'> 44.85KB </span>","children":null,"spread":false},{"title":"IMEM.mif <span style='color:#111;'> 3.45KB </span>","children":null,"spread":false},{"title":"3.coe <span style='color:#111;'> 1.11KB </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"IMEM.v <span style='color:#111;'> 3.44KB </span>","children":null,"spread":false}],"spread":true},{"title":"IMEM_stub.vhdl <span style='color:#111;'> 1.26KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"dist_mem_gen_v8_0_changelog.txt <span style='color:#111;'> 3.87KB </span>","children":null,"spread":false}],"spread":false},{"title":"IMEM.vho <span style='color:#111;'> 3.06KB </span>","children":null,"spread":false},{"title":"IMEM_ooc.xdc <span style='color:#111;'> 2.54KB </span>","children":null,"spread":false},{"title":"synth","children":[{"title":"IMEM.vhd <span style='color:#111;'> 6.60KB </span>","children":null,"spread":false}],"spread":false},{"title":"IMEM_stub.v <span style='color:#111;'> 1.20KB </span>","children":null,"spread":false},{"title":"IMEM_sim_netlist.vhdl <span style='color:#111;'> 57.86KB </span>","children":null,"spread":false}],"spread":false},{"title":"clk_wiz","children":[{"title":"clk_wiz_clk_wiz.v <span style='color:#111;'> 6.51KB </span>","children":null,"spread":false},{"title":"Table.xls <span style='color:#111;'> 4.00KB </span>","children":null,"spread":false},{"title":"clk_wiz.xci <span style='color:#111;'> 72.93KB </span>","children":null,"spread":false},{"title":"clk_wiz_ooc.xdc <span style='color:#111;'> 2.42KB </span>","children":null,"spread":false},{"title":"vivado.log <span style='color:#111;'> 3.51KB </span>","children":null,"spread":false},{"title":"clk_wiz.xdc <span style='color:#111;'> 2.58KB </span>","children":null,"spread":false},{"title":"clk_wiz_sim_netlist.v <span style='color:#111;'> 6.92KB </span>","children":null,"spread":false},{"title":"clk_wiz_stub.vhdl <span style='color:#111;'> 1.12KB </span>","children":null,"spread":false},{"title":"vivado.jou <span style='color:#111;'> 1.13KB </span>","children":null,"spread":false},{"title":"clk_wiz.dcp <span style='color:#111;'> 11.59KB </span>","children":null,"spread":false},{"title":"clk_wiz.xml <span style='color:#111;'> 265.38KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"clk_wiz_v5_3_changelog.txt <span style='color:#111;'> 5.26KB </span>","children":null,"spread":false}],"spread":false},{"title":"clk_wiz_v5_3_1","children":[{"title":"mmcm_pll_drp_func_7s_mmcm.vh <span style='color:#111;'> 23.67KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_7s_pll.vh <span style='color:#111;'> 18.59KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_pll.vh <span style='color:#111;'> 21.54KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_mmcm.vh <span style='color:#111;'> 23.66KB </span>","children":null,"spread":false}],"spread":false},{"title":"clk_wiz.veo <span style='color:#111;'> 3.45KB </span>","children":null,"spread":false},{"title":"clk_wiz.v <span style='color:#111;'> 3.72KB </span>","children":null,"spread":false},{"title":"clk_wiz_sim_netlist.vhdl <span style='color:#111;'> 6.86KB </span>","children":null,"spread":false},{"title":".Xil","children":null,"spread":false},{"title":"clk_wiz_stub.v <span style='color:#111;'> 1.16KB </span>","children":null,"spread":false},{"title":"clk_wiz_board.xdc <span style='color:#111;'> 60B </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明