中南民族大学数字系统设计实验报告与实验全套代码

上传者: m0_73464502 | 上传时间: 2025-11-15 16:57:46 | 文件大小: 159.93MB | 文件类型: ZIP
目前,单片机(51,ARM等)技术、DSP技术和EDA技术是数字电路设计领域的三大主流技术,精通其中的一种技术都易于就业。在高等学校,EDA技术这门课一般是讲述FPGA/CPLD器件的设计技术,是现代硬件工程师必须掌握的技术之一。电信学院的电信、通信和光信息专业都开设了《EDA技术》这门课程,从2021年开始,该课程改名为数字系统设计,课时和内容都增加了,教学目标也提高了。EDA技术的发展很快,体现在器件、开发软件及其功能不断更新升级,其教学也要与时俱进,2015年更新了实验箱,本实验讲义基于新实验箱而编写。数字系统设计实验的最终目的是要学会使用VerilogHDL语言来设计FPGA。要求掌握VerilogHDL语言、一种开发工具、FPGA的设计流程和FPGA器件的基本知识和使用方法。实验使用的开发软件是ALTERA公司的厂家工具QuartusII13.1,该软件的应用非常广泛,也是FPGA设计的入门工具之一,比较适合于高校的本科教学。新的实验设备以DE1-SOC板为核心板(台湾友晶公司生产)

文件下载

资源详情

[{"title":"( 2000 个子文件 159.93MB ) 中南民族大学数字系统设计实验报告与实验全套代码","children":[{"title":"_info <span style='color:#111;'> 2.15KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 2.12KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.12KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.09KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.07KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.05KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.05KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 694B </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 646B </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 646B </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 642B </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 635B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"counter_top.root_partition.cmp.ammdb <span style='color:#111;'> 717B </span>","children":null,"spread":false},{"title":"counter_top.vpr.ammdb <span style='color:#111;'> 684B </span>","children":null,"spread":false},{"title":"ram8.vpr.ammdb <span style='color:#111;'> 655B </span>","children":null,"spread":false},{"title":"ram8.root_partition.cmp.ammdb <span style='color:#111;'> 614B </span>","children":null,"spread":false},{"title":"div_ctr.root_partition.cmp.ammdb <span style='color:#111;'> 587B </span>","children":null,"spread":false},{"title":"divider_50m.root_partition.cmp.ammdb <span style='color:#111;'> 518B </span>","children":null,"spread":false},{"title":"divider_50m.vpr.ammdb <span style='color:#111;'> 500B </span>","children":null,"spread":false},{"title":"PLL_test.vpr.ammdb <span style='color:#111;'> 467B </span>","children":null,"spread":false},{"title":"PLL_tes.vpr.ammdb <span style='color:#111;'> 463B </span>","children":null,"spread":false},{"title":"divider_control.root_partition.cmp.ammdb <span style='color:#111;'> 432B </span>","children":null,"spread":false},{"title":"cnt10_2bcd.root_partition.cmp.ammdb <span style='color:#111;'> 356B </span>","children":null,"spread":false},{"title":"cnt10_2bcd.vpr.ammdb <span style='color:#111;'> 340B </span>","children":null,"spread":false},{"title":"f_adder_8bit.root_partition.cmp.ammdb <span style='color:#111;'> 287B </span>","children":null,"spread":false},{"title":"f_adder_8bit.vpr.ammdb <span style='color:#111;'> 283B </span>","children":null,"spread":false},{"title":"decoder.root_partition.cmp.ammdb <span style='color:#111;'> 281B </span>","children":null,"spread":false},{"title":"decoder.vpr.ammdb <span style='color:#111;'> 281B </span>","children":null,"spread":false},{"title":"PLL_test.root_partition.cmp.ammdb <span style='color:#111;'> 276B </span>","children":null,"spread":false},{"title":"lab21t1.root_partition.cmp.ammdb <span style='color:#111;'> 264B </span>","children":null,"spread":false},{"title":"lab21t1.vpr.ammdb <span style='color:#111;'> 264B </span>","children":null,"spread":false},{"title":"lab21.root_partition.cmp.ammdb <span style='color:#111;'> 259B </span>","children":null,"spread":false},{"title":"lab21.vpr.ammdb <span style='color:#111;'> 259B </span>","children":null,"spread":false},{"title":"mux31a.root_partition.cmp.ammdb <span style='color:#111;'> 247B </span>","children":null,"spread":false},{"title":"mux31a.vpr.ammdb <span style='color:#111;'> 247B </span>","children":null,"spread":false},{"title":"h_adder.root_partition.cmp.ammdb <span style='color:#111;'> 246B </span>","children":null,"spread":false},{"title":"f_adder.root_partition.cmp.ammdb <span style='color:#111;'> 246B </span>","children":null,"spread":false},{"title":"f_adder.vpr.ammdb <span style='color:#111;'> 246B </span>","children":null,"spread":false},{"title":"h_adder.vpr.ammdb <span style='color:#111;'> 240B </span>","children":null,"spread":false},{"title":"mux21a.root_partition.cmp.ammdb <span style='color:#111;'> 237B </span>","children":null,"spread":false},{"title":"mux21a.vpr.ammdb <span style='color:#111;'> 237B </span>","children":null,"spread":false},{"title":"PLL_tes.root_partition.cmp.ammdb <span style='color:#111;'> 203B </span>","children":null,"spread":false},{"title":"mux21a.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"lab21.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"h_adder.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"f_adder.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"f_adder_8bit.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"lab21t1.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"PLL_tes.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"ram8.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"PLL_test.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"cnt10_2bcd.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"counter_top.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"divider_50m.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"decoder.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"mux31a.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"counter_top.qsf.bak <span style='color:#111;'> 2.99KB </span>","children":null,"spread":false},{"title":"PLL_test.vt.bak <span style='color:#111;'> 2.97KB </span>","children":null,"spread":false},{"title":"PLL_tes.vt.bak <span style='color:#111;'> 2.97KB </span>","children":null,"spread":false},{"title":"divider_50m.v.bak <span style='color:#111;'> 1.88KB </span>","children":null,"spread":false},{"title":"decoder.v.bak <span style='color:#111;'> 1.43KB </span>","children":null,"spread":false},{"title":"counter_top.v.bak <span style='color:#111;'> 928B </span>","children":null,"spread":false},{"title":"counter_top.v.bak <span style='color:#111;'> 806B </span>","children":null,"spread":false},{"title":"PLL_test_run_msim_rtl_verilog.do.bak <span style='color:#111;'> 773B </span>","children":null,"spread":false},{"title":"div_5.v.bak <span style='color:#111;'> 713B </span>","children":null,"spread":false},{"title":"divider_control.v.bak <span style='color:#111;'> 431B </span>","children":null,"spread":false},{"title":"mux31a.V.bak <span style='color:#111;'> 409B </span>","children":null,"spread":false},{"title":"lab21t1.v.bak <span style='color:#111;'> 355B </span>","children":null,"spread":false},{"title":"PLL_tes.v.bak <span style='color:#111;'> 281B </span>","children":null,"spread":false},{"title":"PLL_test.v.bak <span style='color:#111;'> 270B </span>","children":null,"spread":false},{"title":"PLL_tes_run_msim_gate_verilog.do.bak <span style='color:#111;'> 172B </span>","children":null,"spread":false},{"title":"lab21.v.bak <span style='color:#111;'> 107B </span>","children":null,"spread":false},{"title":"PLL_test_run_msim_rtl_verilog.do.bak1 <span style='color:#111;'> 773B </span>","children":null,"spread":false},{"title":"PLL_tes_run_msim_gate_verilog.do.bak1 <span style='color:#111;'> 172B </span>","children":null,"spread":false},{"title":"PLL_test_run_msim_rtl_verilog.do.bak2 <span style='color:#111;'> 773B </span>","children":null,"spread":false},{"title":"PLL_test_run_msim_rtl_verilog.do.bak3 <span style='color:#111;'> 773B </span>","children":null,"spread":false},{"title":"PLL_test_run_msim_rtl_verilog.do.bak4 <span style='color:#111;'> 773B </span>","children":null,"spread":false},{"title":"f_adder_8bit.bdf <span style='color:#111;'> 23.39KB </span>","children":null,"spread":false},{"title":"ram_8bit.bdf <span style='color:#111;'> 7.95KB </span>","children":null,"spread":false},{"title":"f_adder.bdf <span style='color:#111;'> 6.57KB </span>","children":null,"spread":false},{"title":"f_adder.bdf <span style='color:#111;'> 6.57KB </span>","children":null,"spread":false},{"title":"h_adder.bdf <span style='color:#111;'> 5.83KB </span>","children":null,"spread":false},{"title":"h_adder.bdf <span style='color:#111;'> 5.83KB </span>","children":null,"spread":false},{"title":"h_adder.bdf <span style='color:#111;'> 5.83KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明