5-Verilog HDL时序逻辑与组合逻辑设计.7z

[{"title":"（ 57 个子文件 94KB ） 5-Verilog HDL时序逻辑与组合逻辑设计.7z","children":[{"title":"5-Verilog HDL时序逻辑与组合逻辑设计","children":[{"title":"vivado","children":[{"title":"5_design_top","children":[{"title":"design_top","children":[{"title":"design_top.srcs","children":[{"title":"sources_1","children":[{"title":"new","children":[{"title":"com_logic_top1.v <span style='color:#111;'> 375B </span>","children":null,"spread":false},{"title":"com_logic_top2.v <span style='color:#111;'> 222B </span>","children":null,"spread":false},{"title":"seq_logic_top.v <span style='color:#111;'> 336B </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"sim_1","children":[{"title":"new","children":[{"title":"top_tb.v <span style='color:#111;'> 871B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"design_top.cache","children":[{"title":"wt","children":[{"title":"webtalk_pa.xml <span style='color:#111;'> 3.24KB </span>","children":null,"spread":false},{"title":"project.wpc <span style='color:#111;'> 61B </span>","children":null,"spread":false},{"title":"gui_handlers.wdf <span style='color:#111;'> 2.69KB </span>","children":null,"spread":false},{"title":"java_command_handlers.wdf <span style='color:#111;'> 512B </span>","children":null,"spread":false},{"title":"xsim.wdf <span style='color:#111;'> 256B </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"design_top.xpr <span style='color:#111;'> 11.09KB </span>","children":null,"spread":false},{"title":"design_top.sim","children":[{"title":"sim_1","children":[{"title":"behav","children":[{"title":"xsim","children":[{"title":"top_tb_behav.wdb <span style='color:#111;'> 12.74KB </span>","children":null,"spread":false},{"title":"xsim.dir","children":[{"title":"top_tb_behav","children":[{"title":"xsimcrash.log <span style='color:#111;'> 144B </span>","children":null,"spread":false},{"title":"TempBreakPointFile.txt <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"xsim.dbg <span style='color:#111;'> 8.34KB </span>","children":null,"spread":false},{"title":"xsim.xdbg <span style='color:#111;'> 2.70KB </span>","children":null,"spread":false},{"title":"obj","children":[{"title":"xsim_1.win64.obj <span style='color:#111;'> 3.60KB </span>","children":null,"spread":false},{"title":"xsim_0.win64.obj <span style='color:#111;'> 9.64KB </span>","children":null,"spread":false},{"title":"xsim_1.c <span style='color:#111;'> 5.47KB </span>","children":null,"spread":false}],"spread":false},{"title":"xsimk.exe <span style='color:#111;'> 69.94KB </span>","children":null,"spread":false},{"title":"xsimkernel.log <span style='color:#111;'> 321B </span>","children":null,"spread":false},{"title":"xsim.type <span style='color:#111;'> 24B </span>","children":null,"spread":false},{"title":"xsim.mem <span style='color:#111;'> 3.75KB </span>","children":null,"spread":false},{"title":"xsim.rtti <span style='color:#111;'> 190B </span>","children":null,"spread":false},{"title":"xsimSettings.ini <span style='color:#111;'> 1.41KB </span>","children":null,"spread":false},{"title":"webtalk","children":[{"title":"usage_statistics_ext_xsim.html <span style='color:#111;'> 3.20KB </span>","children":null,"spread":false},{"title":"usage_statistics_ext_xsim.xml <span style='color:#111;'> 2.77KB </span>","children":null,"spread":false},{"title":".xsim_webtallk.info <span style='color:#111;'> 64B </span>","children":null,"spread":false}],"spread":false},{"title":"Compile_Options.txt <span style='color:#111;'> 246B </span>","children":null,"spread":false},{"title":"xsim.svtype <span style='color:#111;'> 39B </span>","children":null,"spread":false},{"title":"xsim.reloc <span style='color:#111;'> 1.77KB </span>","children":null,"spread":false},{"title":"xsim.rlx <span style='color:#111;'> 790B </span>","children":null,"spread":false}],"spread":false},{"title":"xil_defaultlib","children":[{"title":"xil_defaultlib.rlx <span style='color:#111;'> 1.00KB </span>","children":null,"spread":false},{"title":"top_tb.sdb <span style='color:#111;'> 2.39KB </span>","children":null,"spread":false},{"title":"seq_logic_top.sdb <span style='color:#111;'> 1.06KB </span>","children":null,"spread":false},{"title":"com_logic_top1.sdb <span style='color:#111;'> 1.14KB </span>","children":null,"spread":false},{"title":"glbl.sdb <span style='color:#111;'> 3.64KB </span>","children":null,"spread":false},{"title":"com_logic_top2.sdb <span style='color:#111;'> 829B </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"xvlog.log <span style='color:#111;'> 1.07KB </span>","children":null,"spread":false},{"title":"xvlog.pb <span style='color:#111;'> 1.78KB </span>","children":null,"spread":false},{"title":"webtalk.jou <span style='color:#111;'> 991B </span>","children":null,"spread":false},{"title":"simulate.bat <span style='color:#111;'> 900B </span>","children":null,"spread":false},{"title":"compile.log <span style='color:#111;'> 1.07KB </span>","children":null,"spread":false},{"title":"xsim.ini <span style='color:#111;'> 40B </span>","children":null,"spread":false},{"title":"elaborate.bat <span style='color:#111;'> 1.12KB </span>","children":null,"spread":false},{"title":"glbl.v <span style='color:#111;'> 1.44KB </span>","children":null,"spread":false},{"title":"elaborate.log <span style='color:#111;'> 843B </span>","children":null,"spread":false},{"title":"top_tb_vlog.prj <span style='color:#111;'> 421B </span>","children":null,"spread":false},{"title":"simulate.log <span style='color:#111;'> 50B </span>","children":null,"spread":false},{"title":"xelab.pb <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"webtalk_4320.backup.jou <span style='color:#111;'> 991B </span>","children":null,"spread":false},{"title":"top_tb.tcl <span style='color:#111;'> 460B </span>","children":null,"spread":false},{"title":".Xil","children":[{"title":"Webtalk-9556-XA-TSDN034","children":[{"title":"webtalk","children":null,"spread":false}],"spread":false},{"title":"Webtalk-4320-XA-TSDN034","children":[{"title":"webtalk","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"webtalk.log <span style='color:#111;'> 1.14KB </span>","children":null,"spread":false},{"title":"webtalk_4320.backup.log <span style='color:#111;'> 1.14KB </span>","children":null,"spread":false},{"title":"compile.bat <span style='color:#111;'> 830B </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"design_top.hw","children":[{"title":"design_top.lpr <span style='color:#111;'> 290B </span>","children":null,"spread":false}],"spread":true},{"title":"design_top.ip_user_files","children":[{"title":"README.txt <span style='color:#111;'> 130B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"fpga","children":[{"title":"5-Verilog HDL时序逻辑与组合逻辑设计.pdf <span style='color:#111;'> 77.90KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]