上传者: m0_37838437
|
上传时间: 2019-12-21 20:16:33
|
文件大小: 10.88MB
|
文件类型: pdf
The first high-level synthesis platform for use across your entire SoC design, Stratus High-Level Synthesis (HLS) delivers up to 10X better productivity than traditional RTL design. Based on more than 14 years of production HLS deployment, the Stratus tool lets you quickly design and verify high-quality RTL implementations from abstract SystemC, C, or C++ models.