System Verilog

[{"title":"（ 9 个子文件 9.32MB ） System Verilog","children":[{"title":"SV","children":[{"title":"eetop.cn_SV设计读书笔记.doc <span style='color:#111;'> 210.00KB </span>","children":null,"spread":false},{"title":"SystemVerilog 讲座.ppt <span style='color:#111;'> 1001.50KB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模","children":[{"title":"SystemVerilog硬件设计及建模—第6章.ppt <span style='color:#111;'> 173.50KB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模—第34章.ppt <span style='color:#111;'> 175.00KB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模—第5章.ppt <span style='color:#111;'> 179.50KB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模—第123章.ppt <span style='color:#111;'> 211.00KB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模—第10章.ppt <span style='color:#111;'> 179.00KB </span>","children":null,"spread":false}],"spread":true},{"title":"IEEE SystemVerilog3.1a语言参考手册.cn.chm <span style='color:#111;'> 6.39MB </span>","children":null,"spread":false},{"title":"cookbook_ver2.0.pdf <span style='color:#111;'> 3.34MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]