vhdl或verilog语言设计一个8位的具有28条指令的CPU模型机系统。

[{"title":"（ 158 个子文件 1.21MB ） vhdl或verilog语言设计一个8位的具有28条指令的CPU模型机系统。","children":[{"title":"reg.vhd <span style='color:#111;'> 370B </span>","children":null,"spread":false},{"title":"shift.vhd <span style='color:#111;'> 749B </span>","children":null,"spread":false},{"title":"CPUmxj.cdf <span style='color:#111;'> 367B </span>","children":null,"spread":false},{"title":"saomiao.vhd.bak <span style='color:#111;'> 1.34KB </span>","children":null,"spread":false},{"title":"buffer.vhd <span style='color:#111;'> 352B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]