基于FPGA的dds代码，1Hz~1MHz

[{"title":"（ 570 个子文件 34.13MB ） 基于FPGA的dds代码，1Hz~1MHz","children":[{"title":"dds2.lpr <span style='color:#111;'> 343B </span>","children":null,"spread":false},{"title":"hw.xml <span style='color:#111;'> 793B </span>","children":null,"spread":false},{"title":"vivado_10040.backup.log <span style='color:#111;'> 1.33KB </span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'> 130B </span>","children":null,"spread":false},{"title":"blk_mem_gen_v8_4.v <span style='color:#111;'> 167.33KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]