xapp224-DataRecovery-★

[{"title":"（ 43 个子文件 678KB ） xapp224-DataRecovery-★","children":[{"title":"xapp224-DataRecovery-★.pdf <span style='color:#111;'> 621.96KB </span>","children":null,"spread":false},{"title":"xapp224_data_recovery_design file","children":[{"title":"README.txt <span style='color:#111;'> 2.61KB </span>","children":null,"spread":false},{"title":"demo_board","children":[{"title":"virtex2","children":[{"title":"vhdl","children":[{"title":"ucf","children":[{"title":"top_fast.ucf <span style='color:#111;'> 773B </span>","children":null,"spread":false},{"title":"top.UCF <span style='color:#111;'> 737B </span>","children":null,"spread":false}],"spread":true},{"title":"simulation","children":[{"title":"tb_top.VHD <span style='color:#111;'> 3.90KB </span>","children":null,"spread":false},{"title":"top_fast.do <span style='color:#111;'> 1.87KB </span>","children":null,"spread":false},{"title":"tb_top_fast.VHD <span style='color:#111;'> 3.93KB </span>","children":null,"spread":false},{"title":"top.do <span style='color:#111;'> 2.09KB </span>","children":null,"spread":false}],"spread":true},{"title":"design_files","children":[{"title":"top_fast.vhd <span style='color:#111;'> 13.23KB </span>","children":null,"spread":false},{"title":"top.vhd <span style='color:#111;'> 12.33KB </span>","children":null,"spread":false},{"title":"data_recovery_virtex2.vhd <span style='color:#111;'> 8.03KB </span>","children":null,"spread":false},{"title":"data_recovery_virtex2_fast.vhd <span style='color:#111;'> 9.46KB </span>","children":null,"spread":false},{"title":"pn23.vhd <span style='color:#111;'> 3.78KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"basic","children":[{"title":"virtex2","children":[{"title":"vhdl","children":[{"title":"ucf","children":[{"title":"top_v2_fast.ucf <span style='color:#111;'> 82B </span>","children":null,"spread":false},{"title":"TOP_V2.UCF <span style='color:#111;'> 75B </span>","children":null,"spread":false}],"spread":true},{"title":"simulation","children":[{"title":"tb_top_v2.VHD <span style='color:#111;'> 4.53KB </span>","children":null,"spread":false},{"title":"top_v2.do <span style='color:#111;'> 1.19KB </span>","children":null,"spread":false},{"title":"top_v2_fast.do <span style='color:#111;'> 1.14KB </span>","children":null,"spread":false},{"title":"tb_top_v2_fast.vhd <span style='color:#111;'> 4.57KB </span>","children":null,"spread":false}],"spread":true},{"title":"design_files","children":[{"title":"top_v2_fast.vhd <span style='color:#111;'> 6.79KB </span>","children":null,"spread":false},{"title":"data_recovery_virtex2.vhd <span style='color:#111;'> 8.03KB </span>","children":null,"spread":false},{"title":"data_recovery_virtex2_fast.vhd <span style='color:#111;'> 9.46KB </span>","children":null,"spread":false},{"title":"top_v2.vhd <span style='color:#111;'> 6.06KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"verilog","children":[{"title":"ucf","children":[{"title":"top_v2_fast.ucf <span style='color:#111;'> 82B </span>","children":null,"spread":false},{"title":"TOP_V2.UCF <span style='color:#111;'> 75B </span>","children":null,"spread":false}],"spread":true},{"title":"simulation","children":[{"title":"top_v2.do <span style='color:#111;'> 923B </span>","children":null,"spread":false},{"title":"tb_top_v2.v <span style='color:#111;'> 3.89KB </span>","children":null,"spread":false},{"title":"top_v2_fast.do <span style='color:#111;'> 1.17KB </span>","children":null,"spread":false},{"title":"tb_top_v2_fast.v <span style='color:#111;'> 3.90KB </span>","children":null,"spread":false}],"spread":true},{"title":"design_files","children":[{"title":"data_recovery_virtex2_fast.v <span style='color:#111;'> 8.54KB </span>","children":null,"spread":false},{"title":"data_recovery_virtex2.v <span style='color:#111;'> 7.00KB </span>","children":null,"spread":false},{"title":"top_v2.v <span style='color:#111;'> 3.63KB </span>","children":null,"spread":false},{"title":"top_v2_fast.v <span style='color:#111;'> 4.37KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"virtexE","children":[{"title":"vhdl","children":[{"title":"ucf","children":[{"title":"TOP_VE.UCF <span style='color:#111;'> 78B </span>","children":null,"spread":false}],"spread":true},{"title":"simulation","children":[{"title":"top_ve.do <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"tb_top_ve.vhd <span style='color:#111;'> 4.53KB </span>","children":null,"spread":false}],"spread":true},{"title":"design_files","children":[{"title":"top_ve.vhd <span style='color:#111;'> 2.65KB </span>","children":null,"spread":false},{"title":"data_recovery_virtexe.vhd <span style='color:#111;'> 8.04KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"verilog","children":[{"title":"ucf","children":[{"title":"TOP_VE.UCF <span style='color:#111;'> 78B </span>","children":null,"spread":false}],"spread":true},{"title":"simulation","children":[{"title":"top_ve.do <span style='color:#111;'> 923B </span>","children":null,"spread":false},{"title":"tb_top_ve.v <span style='color:#111;'> 3.88KB </span>","children":null,"spread":false}],"spread":true},{"title":"design_files","children":[{"title":"data_recovery_virtexe.v <span style='color:#111;'> 7.08KB </span>","children":null,"spread":false},{"title":"top_ve.v <span style='color:#111;'> 1.44KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]