uart串口通信verilog源码

[{"title":"（ 28 个子文件 27KB ） uart串口通信verilog源码","children":[{"title":"code","children":[{"title":"src","children":[{"title":"TBR.v <span style='color:#111;'> 2.75KB </span>","children":null,"spread":false},{"title":"TOP.v <span style='color:#111;'> 2.78KB </span>","children":null,"spread":false},{"title":"RBR.v <span style='color:#111;'> 2.29KB </span>","children":null,"spread":false},{"title":"UART_FPGA.v <span style='color:#111;'> 32.97KB </span>","children":null,"spread":false},{"title":"TEST_TOP.v <span style='color:#111;'> 2.55KB </span>","children":null,"spread":false},{"title":"cat.bat <span style='color:#111;'> 163B </span>","children":null,"spread":false},{"title":"CLK_DIV.v <span style='color:#111;'> 2.53KB </span>","children":null,"spread":false},{"title":"CPU.v <span style='color:#111;'> 2.98KB </span>","children":null,"spread":false},{"title":"TEST_CON.v <span style='color:#111;'> 5.72KB </span>","children":null,"spread":false},{"title":"transcript <span style='color:#111;'> 409B </span>","children":null,"spread":false},{"title":"RX.v <span style='color:#111;'> 7.09KB </span>","children":null,"spread":false},{"title":"CONFIG.v <span style='color:#111;'> 5.65KB </span>","children":null,"spread":false},{"title":"BAUD.v <span style='color:#111;'> 3.70KB </span>","children":null,"spread":false},{"title":"TX.v <span style='color:#111;'> 3.29KB </span>","children":null,"spread":false},{"title":"TEST_CLK_DIV.v <span style='color:#111;'> 2.79KB </span>","children":null,"spread":false},{"title":"TEST.v <span style='color:#111;'> 25.18KB </span>","children":null,"spread":false},{"title":"FPGA.v <span style='color:#111;'> 1.83KB </span>","children":null,"spread":false}],"spread":false},{"title":"sim","children":[{"title":"pattern","children":[{"title":"pattern.v <span style='color:#111;'> 7.59KB </span>","children":null,"spread":false}],"spread":true},{"title":"sim.v <span style='color:#111;'> 2.24KB </span>","children":null,"spread":false},{"title":"model","children":[{"title":"CPU_SIM.v <span style='color:#111;'> 3.95KB </span>","children":null,"spread":false}],"spread":true},{"title":"makefile <span style='color:#111;'> 502B </span>","children":null,"spread":false},{"title":"tsk","children":[{"title":"tp05.v <span style='color:#111;'> 162B </span>","children":null,"spread":false},{"title":"tp03.v <span style='color:#111;'> 164B </span>","children":null,"spread":false},{"title":"tp06.v <span style='color:#111;'> 161B </span>","children":null,"spread":false},{"title":"tp01.v <span style='color:#111;'> 132B </span>","children":null,"spread":false},{"title":"tp02.v <span style='color:#111;'> 162B </span>","children":null,"spread":false},{"title":"tp04.v <span style='color:#111;'> 161B </span>","children":null,"spread":false}],"spread":true},{"title":"simfiles.f <span style='color:#111;'> 355B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]