[{"title":"( 4 个子文件 50.35MB ) verilog那些事儿.zip","children":[{"title":"02Veilog那些事儿-驱动篇I.pdf <span style='color:#111;'> 18.63MB </span>","children":null,"spread":false},{"title":"03Verilog_HDL_那些事儿_时序篇v2.pdf <span style='color:#111;'> 17.09MB </span>","children":null,"spread":false},{"title":"05VerilogHDL那些事儿-整合篇.pdf <span style='color:#111;'> 15.19MB </span>","children":null,"spread":false},{"title":"04VerilogHDL那些事儿_建模篇.pdf <span style='color:#111;'> 8.55MB </span>","children":null,"spread":false}],"spread":true}]