Xilinx 10.1 IP License
xilinx ise 10.1 ip, only for hardware test!如果要商业化请联系安富利购买IP license!
文件下载
资源详情
[{"title":"（ 76 个子文件 14KB ） Xilinx 10.1 IP License","children":[{"title":"license","children":[{"title":"ldpc_802_16_enc_v1_flexlm.lic <span style='color:#111;'> 118B </span>","children":null,"spread":false},{"title":"pci64_v4_flexlm.lic <span style='color:#111;'> 108B </span>","children":null,"spread":false},{"title":"rs_encoder_v4_0_flexlm.lic <span style='color:#111;'> 115B </span>","children":null,"spread":false},{"title":"rio_log_io_v4_flexlm.lic <span style='color:#111;'> 113B </span>","children":null,"spread":false},{"title":"tcc_decoder_v1_flexlm.lic <span style='color:#111;'> 114B </span>","children":null,"spread":false},{"title":"fibre_channel_v3_flexlm.lic <span style='color:#111;'> 116B </span>","children":null,"spread":false},{"title":"ten_gig_eth_mac_v8_flexlm.lic <span style='color:#111;'> 118B </span>","children":null,"spread":false},{"title":"pci64_v3_1_flexlm.lic <span style='color:#111;'> 110B </span>","children":null,"spread":false},{"title":"pci32_v3_1_flexlm.lic <span style='color:#111;'> 110B </span>","children":null,"spread":false},{"title":"gig_eth_pcs_pma_v9_flexlm.lic <span style='color:#111;'> 118B </span>","children":null,"spread":false},{"title":"tcc_encoder_3gpp2_v2_flexlm.lic <span style='color:#111;'> 120B </span>","children":null,"spread":false},{"title":"vlynq_v1_flexlm.lic <span style='color:#111;'> 108B </span>","children":null,"spread":false},{"title":"tcc_encoder_3gpplte_v1_flexlm.lic <span style='color:#111;'> 122B </span>","children":null,"spread":false},{"title":"tcc_encoder_v1_0_flexlm.lic <span style='color:#111;'> 116B </span>","children":null,"spread":false},{"title":"pcix64_v5_1_flexlm.lic <span style='color:#111;'> 111B </span>","children":null,"spread":false},{"title":"sid_v5_flexlm.lic <span style='color:#111;'> 106B </span>","children":null,"spread":false},{"title":"dvb_s2_fec_encoder_v3_flexlm.lic <span style='color:#111;'> 121B </span>","children":null,"spread":false},{"title":"cpri_v1_flexlm.lic <span style='color:#111;'> 107B </span>","children":null,"spread":false},{"title":"tcc_decoder_v1_0_flexlm.lic <span style='color:#111;'> 116B </span>","children":null,"spread":false},{"title":"tcc_encoder_3gpp_v3_flexlm.lic <span style='color:#111;'> 119B </span>","children":null,"spread":false},{"title":"srio_phy_v4_flexlm.lic <span style='color:#111;'> 111B </span>","children":null,"spread":false},{"title":"tcc_enc_802_16e_v2_flexlm.lic <span style='color:#111;'> 118B </span>","children":null,"spread":false},{"title":"viterbi_v6_flexlm.lic <span style='color:#111;'> 110B </span>","children":null,"spread":false},{"title":"tcc_dec_802_16e_v3_flexlm.lic <span style='color:#111;'> 118B </span>","children":null,"spread":false},{"title":"pci32_v4_flexlm.lic <span style='color:#111;'> 108B </span>","children":null,"spread":false},{"title":"rs_decoder_v5_1_flexlm.lic <span style='color:#111;'> 115B </span>","children":null,"spread":false},{"title":"pci_express_v3_flexlm.lic <span style='color:#111;'> 114B </span>","children":null,"spread":false},{"title":"pktq_v1_flexlm.lic <span style='color:#111;'> 107B </span>","children":null,"spread":false},{"title":"pktq_v2_flexlm.lic <span style='color:#111;'> 107B </span>","children":null,"spread":false},{"title":"rs_encoder_v4_1_flexlm.lic <span style='color:#111;'> 115B </span>","children":null,"spread":false},{"title":"pl4_v6_flexlm.lic <span style='color:#111;'> 106B </span>","children":null,"spread":false},{"title":"pci32_sp_v3_1_flexlm.lic <span style='color:#111;'> 113B </span>","children":null,"spread":false},{"title":"pcie_blk_plus_v1_flexlm.lic <span style='color:#111;'> 116B </span>","children":null,"spread":false},{"title":"sid_v4_0_flexlm.lic <span style='color:#111;'> 108B </span>","children":null,"spread":false},{"title":"rs_encoder_v5_0_flexlm.lic <span style='color:#111;'> 115B </span>","children":null,"spread":false},{"title":"viterbi_v5_flexlm.lic <span style='color:#111;'> 110B </span>","children":null,"spread":false},{"title":"pcix64_v5_0_flexlm.lic <span style='color:#111;'> 111B </span>","children":null,"spread":false},{"title":"pcie_pipe_v1_flexlm.lic <span style='color:#111;'> 112B </span>","children":null,"spread":false},{"title":"most_nic_v1_flexlm.lic <span style='color:#111;'> 111B </span>","children":null,"spread":false},{"title":"pcix_v6_flexlm.lic <span style='color:#111;'> 107B </span>","children":null,"spread":false},{"title":"rs_encoder_v6_flexlm.lic <span style='color:#111;'> 113B </span>","children":null,"spread":false},{"title":"spi3_phy_v4_flexlm.lic <span style='color:#111;'> 111B </span>","children":null,"spread":false},{"title":"gig_eth_pcs_pma_v8_flexlm.lic <span style='color:#111;'> 118B </span>","children":null,"spread":false},{"title":"flexray_v1_flexlm.lic <span style='color:#111;'> 110B </span>","children":null,"spread":false},{"title":"xaui_v7_flexlm.lic <span style='color:#111;'> 107B </span>","children":null,"spread":false},{"title":"rs_decoder_v6_flexlm.lic <span style='color:#111;'> 113B </span>","children":null,"spread":false},{"title":"tcc_decoder_v2_flexlm.lic <span style='color:#111;'> 114B </span>","children":null,"spread":false},{"title":"pci32_sp_v3_0_flexlm.lic <span style='color:#111;'> 113B </span>","children":null,"spread":false},{"title":"pci32_vx_v3_1_flexlm.lic <span style='color:#111;'> 113B </span>","children":null,"spread":false},{"title":"tri_mode_eth_mac_v3_flexlm.lic <span style='color:#111;'> 119B </span>","children":null,"spread":false},{"title":"tcc_decoder_3gpp_v3_flexlm.lic <span style='color:#111;'> 119B </span>","children":null,"spread":false},{"title":"tcc_decoder_3gpp_v1_flexlm.lic <span style='color:#111;'> 119B </span>","children":null,"spread":false},{"title":"dlcr_3gpp_v1_flexlm.lic <span style='color:#111;'> 112B </span>","children":null,"spread":false},{"title":"tcc_decoder_3gpplte_v1_flexlm.lic <span style='color:#111;'> 122B </span>","children":null,"spread":false},{"title":"searcher_3gpp_v1_flexlm.lic <span style='color:#111;'> 116B </span>","children":null,"spread":false},{"title":"gfp_v1_3_flexlm.lic <span style='color:#111;'> 108B </span>","children":null,"spread":false},{"title":"ethernet_statistics_v2_flexlm.lic <span style='color:#111;'> 122B </span>","children":null,"spread":false},{"title":"pci_express_wiz_v1_flexlm.lic <span style='color:#111;'> 118B </span>","children":null,"spread":false},{"title":"pl4_lite_v4_flexlm.lic <span style='color:#111;'> 111B </span>","children":null,"spread":false},{"title":"pci32_vx_v3_0_flexlm.lic <span style='color:#111;'> 113B </span>","children":null,"spread":false},{"title":"gfp_v2_flexlm.lic <span style='color:#111;'> 106B </span>","children":null,"spread":false},{"title":"fibre_channel_al_v2_flexlm.lic <span style='color:#111;'> 119B </span>","children":null,"spread":false},{"title":"obsai_v1_flexlm.lic <span style='color:#111;'> 108B </span>","children":null,"spread":false},{"title":"spi3_phy_v5_flexlm.lic <span style='color:#111;'> 111B </span>","children":null,"spread":false},{"title":"can_v1_flexlm.lic <span style='color:#111;'> 106B </span>","children":null,"spread":false},{"title":"sid_v3_0_flexlm.lic <span style='color:#111;'> 108B </span>","children":null,"spread":false},{"title":"pl4_v8_flexlm.lic <span style='color:#111;'> 106B </span>","children":null,"spread":false},{"title":"sid_v3_1_flexlm.lic <span style='color:#111;'> 108B </span>","children":null,"spread":false},{"title":"dvb_s2_fec_encoder_v1_flexlm.lic <span style='color:#111;'> 121B </span>","children":null,"spread":false},{"title":"spi3_link_v5_flexlm.lic <span style='color:#111;'> 112B </span>","children":null,"spread":false},{"title":"spi3_link_v4_flexlm.lic <span style='color:#111;'> 112B </span>","children":null,"spread":false},{"title":"tcc_encoder_3gpp2_v1_flexlm.lic <span style='color:#111;'> 120B </span>","children":null,"spread":false},{"title":"aurora_v2_flexlm.lic <span style='color:#111;'> 109B </span>","children":null,"spread":false},{"title":"rach_3gpp_v1_flexlm.lic <span style='color:#111;'> 112B </span>","children":null,"spread":false},{"title":"gig_eth_mac_v8_flexlm.lic <span style='color:#111;'> 114B </span>","children":null,"spread":false},{"title":"pci64_v3_0_flexlm.lic <span style='color:#111;'> 110B </span>","children":null,"spread":false}],"spread":false}],"spread":true}]
评论信息
其他资源
- 序电力电子simulink仿真模型及源程序（DCAC 、DCDC/ACDC电路仿真）
- 西门子逻辑控制大赛六部十层电梯.zip
- STM32F103C8+编码器-转速里程计库函数版.rar
- SSM入门级电商源码
- 华中科技大学计算机学院操作系统三
- C#多媒体播放器
- 伪随机数MATLAB版
- my_ground_plane.tar.gz
- 【正点原子】I.MX6U 出厂系统Qt交叉编译环境搭建V1.4.pdf
- 最简单的汉语词典.rar
- modbus.zip
- 医药进销存管理系统 C++源码
- 教务管理系统(SQL Server 2005)
- 李宏毅——深度学习ppt
- 全国电子地图 MapInfo (part 4 / 4 )
- Android用GridView排列相册，实现微信选择图片效果
- SOLIDWORKS Electrical施耐德3d元件
- 全世界最经典的数据结构教材，Horowitz的《数据结构基础（C++版）》Fundamentals of Data Structures in C++，中文版，其它所有数据结构书籍均继承于此
免责申明
【只为小站】的资源来自网友分享，仅供学习研究，请务必在下载后24小时内给予删除，不得用于其他任何用途，否则后果自负。基于互联网的特殊性，【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查；无论 【只为小站】 经营者是否已进行审查，用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明