基于FPGA的出租车计价器设计verilog源代码

[{"title":"（ 252 个子文件 2.85MB ） 基于FPGA的出租车计价器设计verilog源代码","children":[{"title":"speed_gain.fit.smsg <span style='color:#111;'> 513B </span>","children":null,"spread":false},{"title":"zong.v.bak <span style='color:#111;'> 2.07KB </span>","children":null,"spread":false},{"title":"speed_gain.qws <span style='color:#111;'> 575B </span>","children":null,"spread":false},{"title":"meterml.v <span style='color:#111;'> 1.32KB </span>","children":null,"spread":false},{"title":"zong.v <span style='color:#111;'> 2.08KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]