[{"title":"( 48 个子文件 12.6MB ) Sunburst Design_Clifford_E._Cummings经典论文合集","children":[{"title":"Sunburst Design_Clifford_E._Cummings经典论文合集","children":[{"title":"SV2012_SunburstDesign_DAC2013.pdf <span style='color:#111;'> 138.84KB </span>","children":null,"spread":false},{"title":"CummingsHDLCON1999_BehavioralDelays_Rev1_1.pdf <span style='color:#111;'> 63.45KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2002Boston_NBAwithDelays.pdf <span style='color:#111;'> 364.57KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2002SJ_Resets.pdf <span style='color:#111;'> 271.44KB </span>","children":null,"spread":false},{"title":"CummingsICU2002_FSMFundamentals.pdf <span style='color:#111;'> 117.34KB </span>","children":null,"spread":false},{"title":"CummingsHDLCON2002_SystemVerilogPorts.pdf <span style='color:#111;'> 84.14KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2009SJ_SVA_Bind.pdf <span style='color:#111;'> 134.02KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2003Boston_Resets.pdf <span style='color:#111;'> 197.79KB </span>","children":null,"spread":false},{"title":"CummingsHDLCON2002_Parameters.pdf <span style='color:#111;'> 81.28KB </span>","children":null,"spread":false},{"title":"Clifford_E._Cummings经典论文合集.rar <span style='color:#111;'> 1.94MB </span>","children":null,"spread":false},{"title":"CummingsSNUG2014AUS_UVM_Messages.pdf <span style='color:#111;'> 154.08KB </span>","children":null,"spread":false},{"title":"Reset Testing Made Simple with UVM Phases","children":[{"title":"HunterSNUGSV_UVM_Resets_paper.pdf <span style='color:#111;'> 497.12KB </span>","children":null,"spread":false},{"title":"HunterSNUGSV_UVM_Resets_examples.tar.gz <span style='color:#111;'> 2.92KB </span>","children":null,"spread":false},{"title":"HunterSNUGSV_UVM_Resets_pres.pdf <span style='color:#111;'> 3.17MB </span>","children":null,"spread":false}],"spread":true},{"title":"CummingsSNUG2008Boston_CDC.pdf <span style='color:#111;'> 1.72MB </span>","children":null,"spread":false},{"title":"Cummings_Why_Use_Classes_for_UVM_Transactions.pdf <span style='color:#111;'> 52.02KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2002SJ_FIFO2.pdf <span style='color:#111;'> 120.80KB </span>","children":null,"spread":false},{"title":"CummingsDesignCon2005_SystemVerilog_ImplicitPorts.pdf <span style='color:#111;'> 78.98KB </span>","children":null,"spread":false},{"title":"CummingsDVCon2011_UVM_TerminationTechniques.pdf <span style='color:#111;'> 543.24KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2006Boston_SystemVerilog_Events.pdf <span style='color:#111;'> 386.61KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2003SJ_SystemVerilogFSM.pdf <span style='color:#111;'> 266.43KB </span>","children":null,"spread":false},{"title":"CummingsSNUG1998SJ_FSM.pdf <span style='color:#111;'> 136.32KB </span>","children":null,"spread":false},{"title":"CummingsDVCON2003_V2K1_SimScore.pdf <span style='color:#111;'> 44.06KB </span>","children":null,"spread":false},{"title":"CummingsSNUG1999SJ_fsm_perl.pdf <span style='color:#111;'> 77.00KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2000SJ_NBA.pdf <span style='color:#111;'> 206.94KB </span>","children":null,"spread":false},{"title":"CummingsDAC2008_DotStarPorts.pdf <span style='color:#111;'> 94.25KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2003Boston_SystemVerilog_VHDL.pdf <span style='color:#111;'> 65.40KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2004Boston_2StateSims.pdf <span style='color:#111;'> 137.86KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2014SV_UVM_Transactions.pdf <span style='color:#111;'> 364.33KB </span>","children":null,"spread":false},{"title":"CummingsHDLCON2001_Verilog2001.pdf <span style='color:#111;'> 66.19KB </span>","children":null,"spread":false},{"title":"Technical_Text_Mistakes.pdf <span style='color:#111;'> 33.73KB </span>","children":null,"spread":false},{"title":"Cummings_Why_UVM_Is_Hard_To_Learn.pdf <span style='color:#111;'> 40.25KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2007Boston_DotStarPorts.pdf <span style='color:#111;'> 109.15KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2001SJ_AsyncClk.pdf <span style='color:#111;'> 183.16KB </span>","children":null,"spread":false},{"title":"CummingsICU1997_VerilogCodingEfficiency.pdf <span style='color:#111;'> 51.12KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2002SJ_FIFO1.pdf <span style='color:#111;'> 136.85KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2012SV_UVM_Factories.pdf <span style='color:#111;'> 163.91KB </span>","children":null,"spread":false},{"title":"Wheres_Waldo_Coding.pdf <span style='color:#111;'> 24.00KB </span>","children":null,"spread":false},{"title":"Cummings_FPGAVerification.pdf <span style='color:#111;'> 86.96KB </span>","children":null,"spread":false},{"title":"CummingsHDLCON2000_RegProposal.pdf <span style='color:#111;'> 72.13KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2013SV_UVM_Scoreboards.pdf <span style='color:#111;'> 174.04KB </span>","children":null,"spread":false},{"title":"DAC2009_SystemVerilog_Update_Part2_SutherlandHDL.pdf <span style='color:#111;'> 338.62KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2005Israel_SystemVerilog_UniquePriority.pdf <span style='color:#111;'> 103.58KB </span>","children":null,"spread":false},{"title":"CummingsSNUG2000Boston_FSM.pdf <span style='color:#111;'> 95.35KB </span>","children":null,"spread":false},{"title":"CummingsSNUG1999SJ_SynthMismatch.pdf <span style='color:#111;'> 60.60KB </span>","children":null,"spread":false},{"title":"DAC2009_SystemVerilog_Update_Part1_SunburstDesign.pdf <span style='color:#111;'> 2.90MB </span>","children":null,"spread":false},{"title":"CummingsICU1993_PassiveDevices.pdf <span style='color:#111;'> 91.35KB </span>","children":null,"spread":false},{"title":"CummingsSNUG1999Boston_FullParallelCase.pdf <span style='color:#111;'> 72.37KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]