FPGA实现以太网UDP通信

上传者: jianchibuxie | 上传时间: 2020-01-16 03:04:41 | 文件大小: 40KB | 文件类型: rar
基于Xilinx的AC701开发板编写的Verilog程序,使用FPGA实现以太网UDP通信,主程序是ac701_ethernet_comm.v ,其中的IP核请自行例化。

文件下载

资源详情

[{"title":"( 14 个子文件 40KB ) FPGA实现以太网UDP通信","children":[{"title":"imports","children":[{"title":"sources_1","children":[{"title":"new","children":[{"title":"Ethenet_Frame_Generator.v <span style='color:#111;'> 24.15KB </span>","children":null,"spread":false},{"title":"TR_time_transfer.v <span style='color:#111;'> 20.94KB </span>","children":null,"spread":false},{"title":"Ethernet_Frame_Receiver.v <span style='color:#111;'> 30.50KB </span>","children":null,"spread":false}],"spread":true},{"title":"imports","children":[{"title":"imports","children":[{"title":"ac701_ethernet_rgmii_axi_lite_sm.v <span style='color:#111;'> 27.92KB </span>","children":null,"spread":false},{"title":"ac701_ethernet_rgmii_sync_block.v <span style='color:#111;'> 4.56KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"new","children":[{"title":"data_out_transfer.v <span style='color:#111;'> 4.41KB </span>","children":null,"spread":false},{"title":"ethernet_trans_cache.v <span style='color:#111;'> 2.79KB </span>","children":null,"spread":false},{"title":"freq_band_num_transfer.v <span style='color:#111;'> 4.18KB </span>","children":null,"spread":false},{"title":"ac701_ethernet_comm.v <span style='color:#111;'> 11.81KB </span>","children":null,"spread":false}],"spread":true},{"title":"imports","children":[{"title":"ac701_ethernet_rgmii_reset_sync.v <span style='color:#111;'> 4.46KB </span>","children":null,"spread":false},{"title":"ac701_ethernet_rgmii_support.v <span style='color:#111;'> 11.23KB </span>","children":null,"spread":false},{"title":"ac701_ethernet_rgmii_fifo_block.v <span style='color:#111;'> 11.33KB </span>","children":null,"spread":false},{"title":"ac701_ethernet_rgmii_support_resets.v <span style='color:#111;'> 6.73KB </span>","children":null,"spread":false},{"title":"ac701_ethernet_rgmii_support_clocking.v <span style='color:#111;'> 6.38KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]

评论信息

  • weixin_42345602 :
    带佬,能私一下工程吗,我弄得有点问题,1210581993@qq.com谢谢。
    2019-07-16

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明